


### HAT EEPROM

ID\_SD and ID\_SC PINS:  
 These pins are reserved for HAT ID EEPROM.

At boot time this I2C interface will be interrogated to look for an EEPROM that identifies the attached board and allows automatic setup of the GPIOs (and optionally, Linux drivers).

Bridging JP1 enables write protection.

DO NOT USE these pins for anything other than attaching an I2C ID EEPROM. Leave unconnected if ID EEPROM not required.



<https://www.george-smart.co.uk>  
<https://github.com/m1geo/PI5-Artix-FPGA-Hat>

**George Smart, M1GEO**

Sheet: /Raspberry Pi 5/  
 File: raspi5.kicad\_sch


**Title: Raspberry Pi 5 – GPIO & PCIe Headers**


Size: A4 Date: 2024-03-24

KiCad E.D.A. 9.0.2

**Rev: 1.1**

Id: 2/9






<https://www.george-smart.co.uk>  
<https://github.com/m1geo/PI5-Artix-FPGA-Hat>  
**George Smart, M1GEO**

Sheet: /FPGA Top/FPGA Bank 14/  
File: fpga\_bank1.kicad\_sch

**Title: FPGA Bank 14**

Size: A4	Date: 2024-03-24	Rev: 1.1
KiCad E.D.A. 9.0.2		Id: 4/9



KiCad E.D.A. 9.0.2





Table 4-12: Artix-7 Recommended GT Locations

Device	Package	Integrated Block Location	Lane	X1	X2	X4	X8
XC7A200T	FBG484, FBG676, FFG1156, SBG484, FBV484, FBV676, FFV1156, SBV484	X0Y0	Lane 0	X0Y7	X0Y7	X0Y7	Not Supported
			Lane 1		X0Y6	X0Y6	
XC7A100T	FGG484, FGG676		Lane 2			X0Y5	
XC7A75T	FGG484, FGG676		Lane 3			X0Y4	
XC7A35T	FGG484, CPG236, CSG325	X0Y0	Lane 0	X0Y3	X0Y3	X0Y3	Not Supported
			Lane 1		X0Y2	X0Y2	
			Lane 2			X0Y1	
XC7A50T	FGG484, CPG236, CSG325		Lane 3			X0Y0	

Test build:  
C7 pci\_exp\_txn[0] MGTPTXN3\_216  
C9 pci\_exp\_rxn[0] MGTPRXN3\_216  
D7 pci\_exp\_txp[0] MGTPTXP3\_216  
D9 pci\_exp\_rxp[0] MGTPRXP3\_216  
E6 sys\_clk\_n MGTREFCLK0N\_216  
F6 sys\_clk\_p MGTREFCLK0P\_216



Each supply (VMGTAVCC and VMGTAVTT) needs:  
1x 4.7uF  
2x 100nF  
Recommended 0401 between pads on back  
see UG482 for details

Series 7 MGT Datasheets:

[https://docs.xilinx.com/v/u/en-US/ug482\\_7Series\\_GTP\\_Transceivers](https://docs.xilinx.com/v/u/en-US/ug482_7Series_GTP_Transceivers)  
pg054-7series-pcie-en-us-3.3

<https://www.george-smart.co.uk>  
<https://github.com/m1geo/PI5-Artix-FPGA-Hat>

George Smart, M1GEO

Sheet: /FPGA Top/FPGA Bank 216 (MGT)/  
File: fpga\_bank4.kicad\_sch

**Title: FPGA Bank 216 (MGT/PCIe)**

Size: A4 Date: 2024-03-24

KiCad E.D.A. 9.0.2


Rev: 1.1

Id: 7/9






### VCCINT + VCCBRAM (1.0V)




### VMGTAVCC (1.0V)


This should be a separate LDO according to the datasheet.  
Instead, it's doubly filtered?




### VMGTAVTT (1.2V)





### VCCAUX + VCCBATT (1.8V)



### VCCO(HR) (3.3V)



Seq #1 : 1.0V : 350mA : VCCINT + VCCBRAM + VMGTAVCC  
Seq #2 : 1.2V : 150mA : VMGTAVTT  
Seq #3 : 1.8V : 50mA? : VCCAUX + VCCBATT  
Seq #4 : 3.3V : 500mA : VCCO(HR)



Power planning – see UG483 – supplies within  $\pm 5\%$

VCCINT = 1.0V (>120mA) [link to VCCBRAM]

VCCBRAM = 1.0V (>60mA) [link to VCCINT]

VCCAUX = 1.8V (>40mA)

VCCBATT = 1.8V [link to VCCAUX]

VCCO(HR) = 3.3V (>40mA/bank) [LVCMOS33]

VMGTAVCC = 1.0V (>140mA)

VMGTAVTT = 1.2V (>140mA)

Decouple with 1x4.7uF & 2x0.1uF ceramic 0402/0201 per group.

MGT supplies should not share with non-MGT signals.

The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO to achieve minimum current draw and ensure that the I/Os are 3–stated at power-on.

The recommended power-on sequence to achieve minimum current draw for the GTP transceivers is VCCINT, VMGTAVCC, VMGTAVTT.

The voltage difference between VCCO and VCCAUX must not exceed 2.625V for longer than  $T_{VCCO2VCCAUX}$  (min 300ms).

AP62200T:

$C_d[nF] = 0.278 * t_d[ms]$

$C_d[nF] / 0.278 = t_d[ms]$

<https://www.george-smart.co.uk>

<https://github.com/m1geo/PI5-Artix-FPGA-Hat>

George Smart, M1GEO

Sheet: /FPGA Top/FPGA Power/

File: fpga\_power.kicad\_sch

**Title: FPGA Power Supplies & Core Decoupling**

Size: A4 Date: 2024-03-24

KiCad E.D.A. 9.0.2

Rev: 1.1

Id: 9/9