



https://www.george-smart.co.uk
https://github.com/m1geo/Pi5-Artix-FPGA-Hat


George Smart, M1GEO
Sheet: /Raspberry Pi 5/
File: raspi5.kicad\_sch

Title: Pi 5 — Artiv XC7A5OT — PCIe FPGA Hat

Title: 11 5 - AITIX XC/ASOT - 1 CIE 11 GA TIBL				
Size: A4	Date: 20	25-07-17		Rev: 1.2
KiCad E.D.A. 9.0.2			ld: 2/9	
<u> </u>			5	i e










Table 4-12: Artix-7 Recommended GT Locations Integrated Device **Package** Block Lane **X1 X2 X4** X8 Location FBG484, FBG676, FFG1156, X0Y7 X0Y7 X0Y7 Lane 0 SBG484, FBV484, FBV676, XC7A200T U2D X0Y6 X0Y6 Lane 1 FFV1156, SBV484 X0Y0 XC7A50T-FGG484 Supported FGG484, FGG676 X0Y5 XC7A100T Lane 2 MGTPTXP0\_216 XC7A75T FGG484, FGG676 Lane 3 X0Y4 A4 × MGTPTXN0\_216 D5 × Lane 0 X0Y3 X0Y3 X0Y3 MGTPTXP1\_216 MGTPTXN1\_216 XC7A35T FGG484, CPG236, CSG325 Lane 1 X0Y2 X0Y2 MGTPTXP2\_216 X0Y0 Supported A6 × 100n Lane 2 X0Y1 MGTPTXN2\_216 MGTPTXP3\_216 D7 PERCO\_P -DPCIE\_RX0P XC7A50T FGG484, CPG236, CSG325 Lane 3 X0Y0 PERCO\_N C7 MGTPTXN3 216 →PCIE\_RX0N Test build: MGTPRXP0\_216 B8 × C7 | pci\_exp\_txn[0]
C9 | pci\_exp\_rxn[0]
D7 | pci\_exp\_txp[0]
D9 | pci\_exp\_rxp[0]
E6 | sys\_clk\_n 100n | MGTPTXN3\_216 MGTPRXNO\_216 A8 × MGTPRXN3\_216 MGTPRXP1\_216 D11 × MGTPTXP3\_216 As per PCIe Spec, TX & RX swapped at EndPoint only. MGTPRXN1\_216 C11 × Pi5 only MGTPRXP3\_216 MGTREFCLKON\_216 MGTPRXP2\_216 B10 x1 lane F6 MGTREFCLK0P\_216 sys\_clk\_p MGTPRXN2\_216 A10 X MGTPRXP3\_216 -□PCIE\_TX0P C9 MGTPRXN3\_216 ⊸PCIE\_TX0N PECKC\_P □PCIE\_CLKP MGTREFCLK0P\_216 MGTREFCLK0N\_216 E6 PECKC\_N
MGTREFCLK1P\_216 F10 -□PCIE\_CLKN MGTREFCLK1N\_216 E10 X 100n +1V2\_MGTAVTT +1V0\_MGTAVCC MGTAVCC - 0.1 uF MGTAVTT - 0.1 uF FB1 U2E FB2 Cap1: D6-C6 Cap3: C4-C3 600Ω@100MHz XC7A50T-FGG484 600Ω@100MHz Cap2: D10-C10 Cap4: B11-B12 MGTAVCC MGTAVTT MGTAVCC MGTAVT1 C4 C5 C10 4.7u C12 C11 T D10 MGTAVCC MGTAVT1 C15 F7 MGTAVCC **MGTAVT1** 4.7u F9 B11 MGTAVCC **MGTAVTI** E8 MGTAVCC MGTAVTT GND GND MGTAVTT GND GND R13 100 MGTRREF\_216 Termination Each supply (VMGTAVCC and VMGTAVTT) needs: 1x 4.7uF 2x 100nF Recommended 0401 between pads on back see UG482 for details Series 7 MGT Datasheets: https://docs.xilinx.com/v/u/en-US/ug482\_7Series\_GTP\_Transceivers https://www.george-smart.co.uk pg054-7series-pcie-en-us-3.3 https://github.com/m1geo/Pi5-Artix-FPGA-Hat George Smart, M1GEO Sheet: /FPGA Top/FPGA Bank 216 (MGT)/ File: fpga\_bank4.kicad\_sch Title: Pi 5 - Artix XC7A50T - PCIe FPGA Hat Size: A4 Date: 2025-07-17 Rev: 1.2 KiCad E.D.A. 9.0.2 ld: 7/9

