






R17 poza PCB: HSA2547RJ na osobnej blasze. J13 jest zakonzeniem jego przewodow.


TP3 przez R20=1k/2W. DMM >=10 Mohm. Bank 3x22mF: do 41J przy 32V, rozladowanie przez R1 do 22 min.




File: LV.kicad_sch



File: MON.kicad_sch




File: HOLD.kicad_sch



#FLG3
PWR_FLAG
P02_VIN_DC5


BUDZET LACZNY <=6W na VLOG_RES (wliczaj straty przetwornic). Nie 2A na kazde zlacze.

LV03..LV10: 1=5V_SYS, 2=GND, 3=3V3_I0, 4=GND. Nie laczyc 3V3_I0 z 3V3_CORE.




Dodatkowa pojemnosc obciazenia: suma <=600uF na 5V i <=900uF na 3V3 (wlicz C6/C8).

VPROT <= 5 A system budget; HOLD 50 ms at <= 6 W; review before Gerbers		
Prototype / schematic + PCB review		
Sheet: /LV/		
File: LV.kicad_sch		
Title: P02-R2 / LV		
Size: A3	Date: 2026-09-25	Rev: P02-R2
KiCad E.D.A. 10.0.6		Id: 2/4





U5A: wejście toleruje 5V; zasilanie 3V3. C16 na adapterze przy samym IC (nie na płycie P02).



HOLD_READY = BANK_OK & VPROT_OK & PSU_OK. Sygnał lokalny; J12.3 na P04 nadal NC.

15 s kwalifikacji wykonuje operator. CORE nie realizuje tej funkcji w tej rewizji.






U8 TI LP: 1=K, 2=A, 3=REF.



R6/R7/R9/R10: 0.1%, 25ppm/K.

R5: 330R, IKA ok. 7.6mA.



FILTR: C14/C15 PRZED R18/R19. Sprzezenie R8/R11 za nimi, przy wejsciu komparatora.

Progi z tolerancjami: docs/HOLD-ANALIZA.md. LED nie sprawdza F1 ani Ceff.



VPROT <= 5 A system budget; HOLD 50 ms at <= 6 W; review before Gerbers

Prototype / schematic + PCB review

Sheet: /HOLD/
File: HOLD.kicad_sch

Title: P02-R2 / HOLD

Size: A3 Date: 2026-09-25
KiCad E.D.A. 10.0.6

Rev: P02-R2
Id: 4/4