





P07-S1 / 03 INA240, ODNIESIENIE, ITEST, OKNO OC


$$I_{T_OUT} = REF_BUF + 50 \times 5 \text{ m}\Omega \times I = 2,5 \text{ V} + 0,25 \text{ V/A. ITTEST: R8/R9 1:2 + C7 100n (tau 0,26 ms) \rightarrow U3A \rightarrow MCP3201: 1,25 \text{ V} + 0,125 \text{ V/A, } \pm 10 \text{ A w } 0..2,5 \text{ V.}$$

Okno OC: I_FILT (R10 1k / C8 1n) vs OC_HIGH = REF_BUF x 1,806 (4,515 V, +8,06 A) ; OC_LOW = REF_BUF x 0,1992 (0,498 V, -8,01 A). U5 open collector -> OC_LOCAL_N (R15 10k do 3V3_IO).



P07-S1 / 04 MCP3201 ITEST I BUFOR SPI

SPI mode 0, 16 zegarów, raw = (word >> 1) & 0x0FFF (jak P06 R2). DOUT_TX trojstanowy (OE = CS_LOCAL_N) + R22 47R na wspólnej ADC_DOUTA. U7 gate 4: SUP5_RAW (5 V) -> SUP5_N (3,3 V).




P07-S1 / 05 NADZORCY, ODBIORNIKI, BRAMKI, ZATRZASK OC, SAFE_N

RAILS_OK = SUP3_N & SUP5_N. LOCAL_CLEAR_N = RAILS_OK & OC_LOCAL_N. OC_GOOD: kasowany przez OC/zasilanie, ustawiany TYLKO zboczem ARM_CLK przy MOTOR_PERMIT = L (D = PERMIT_N).

LOCAL_PERMIT = MOTOR_PERMIT & OC_GOOD & RAILS_OK (-> KPWR). DRIVE_EN = LOCAL_PERMIT & SAFE_OK. RPWM = PWM_OUT & DRIVE_EN & MOTOR_INA; LPWM = PWM_OUT & DRIVE_EN & MOTOR_INB.



NO_TRIP (FF2): PRE = RAILS_OK (start = brak zadzialania), CLR = OC_LOCAL_N, D = 1 przy ARM_CLK. DRIVE_OK = RAILS_OK & NO_TRIP. Q2 sciaga SAFE_N podczas OC.



P07-S1 / 07 J_BP1 / J_BP2 DO P12 (KRAWEDZ A)

J_BP1 (S2, x płytki 26,5 / stosu 80,0): ADC_SCLK 2 / ADC_DOUTA 4 jak J_BP2 P03 R6, P05 R3 i J_BP P06 R2; CS_ITEST_N, MOTOR_INA/INB, ENA/ENB_DIAG do P03 R6.

J_BP2 (S3, 80,0 / stosu 133,5); MOTOR_PERMIT 2, PWM_OUT2 ARM_CLK 6, DRIVE_OK 8, SAFE_N 16 na tych samych pinach co J_BP2 P04 R3; 5V_SYS 10/12, 3V3_IO 14. Nieparzyste GND.



Tester drive carrier for an off-stack IBT-2 module; format S1 (2/3, level 5, S2-S3); schematic only. Prototype / schematic + PCB review			
Sheet: /ZLACZA/ File: ZLACZA.kicad_sch			
Title: EGRLab P07 DRIVE (IBT-2 / 2 x BTS7960B)			
Size: A3		Date: 2026-10-05	
KiCad E.D.A. 10.0.6		Rev: P07-S1 Id: 7/8	

P07-S1 / 08 LISTWY SERWISOWE J_SV1 / J_SV2 (KRAWEDZ B)

J_SV1 (S2, x 10..43); wezly analogowe 10k (piny 2-7), szyny pakietu 4,7k (9-12), GND 1/8/13. J_SV2 (S3, x 63.5..96.5); szyny 1k (2-6), logika 1k (8-12), GND 1/7/13.

Rezystor przy wezle (S1 6). Szyna tylko obok GND, innej szyny albo linii logicznej; wezly analogowe tylko obok siebie i GND.

