



P10–R2 / 01 CAN PASYWNY / ZASILANIE / OBD

S oraz TXD sa na stale polaczone z VIO=3V3_I0. Brak zwory TX / brak terminacji CAN na P10. Zasilanie i CAN_RX/CAN_TX: J_BP na arkuszu CORE.



J3
OBD






D1
PESD2CAN



J3.1 -> OBD 6 CANH; J3.2 -> OBD 14 CANL. Skrecona para 120 ohm, 300 mm. Pozostale styki OBD: NC.

Masa P10 przez P02 i glowne zasilanie urzadzenia. Nie dodawac polaczen OBD 4/5/16. Brak izolacji galwanicznej.



D1 piny 1/2 rownowazne: w tej PCB 1=CANL, 2=CANH, 3=GND. Obudowa SOT23, nie SOT323.

Format S1 1/3, slot S3 level 4 (S1–3); PCB R2 for review; hardware not tested




Prototype / schematic + PCB review

Sheet: /
File: P10.kicad_sch











Title: EGRLab P10 CAN

Size: A3	Date: 2026–09–29	Rev: P10–R2
KiCad E.D.A. 10.0.6		Id: 1/2

CAN_TX z CORE (J_BP pin 6) prowadzi tylko do kolka serwisowego. Nawet bledny program nie steruje TXD ani S transceivera.



U2 Nexperia 74LVC125AD z loff; wyjscie oddziela RXD od pull–up R30 w P03 przy wylaczonej P10.



Firmware nadal LISTEN_ONLY, 500 kbit/s do kwalifikacji. RPM wymaga potwierdzonego zrodla ramek; P10 nie pyta o PID.

J_BP -> plytka polaczen P12 (krawedz A, slot S3 poziomu 4): piny nieparzyste GND; 2 i 10 5V_SYS, 4 3V3_I0, 6 CAN_TX, 8 CAN_RX. Zastepuje LV10 i CORE CAN z R1.

SERWIS (krawedz B): GND na obu koncach; kolki przez R3..R9 (1k, a CAN_H/CAN_L 10k) przy wezlach: pin 1 rezystora = siec macierzysta, pin 2 = SRV_<siec>.

Format S1 1/3, slot S3 level 4 (S1–3); PCB R2 for review; hardware not tested

Prototype / schematic + PCB review

Sheet: /CORE/
File: CORE.kicad_sch

Title: EGRLab P10 CAN

Size: A3 Date: 2026–09–29
KiCad E.D.A. 10.0.6

Rev: P10–R2
Id: 2/2