



P12-R2 / 01 PLYTKA POLACZEN KRAWEDZI A (WARIANT PELNY)

J14
P04 J_BP1




J11
P08 J_BP




J5
P05 J_BP1




J2
P03 J_BP1




J10
P11 J_P12




J15
P04 J_BP2




J12
P07 J_BP1




J8
P06 J_BP



J6
P05 J_BP2



J3
P03 J_BP2



TP1



TP2




TP3




TP4



J16
P04 J_BP3




J13
P07 J_BP2




J9
P10 J1




J7
P09 J1



J4
P03 J_BP3



J1
P02 J_BP



Kazdy podlaczony pin ma etykiety sieci z kontraktu (docs/kontrakt-P12.json, z pinoutow plytek). Laczenie WYLACZNIE po nazwie sieci, nigdy pin w pin: np. P03 J_BP2 16/17/19/20 = PFAIL_N / 5V_SYS, a P05 J_BP2 16/17/19/20 = GND.

Wariant pelny: wszystkie plytki obecne, kazda siec ma co najmniej dwa konce (brak pinow NC). PG_SEND (P02 J_BP.17 – P04 J_BP2.20) i PG_LINK (P02 J_BP.18 – P04 J_BP2.18) osobno: zwora R34 OR jest na P02 R4, P12 jej nie powtarza.

Uklad arkusza jak na plytce widzianej od strony stosu: wiersze = poziomy 6 / 5 / 4 / 3 / 2 / 1, kolumny = sloty S1 / S2 / S3; J10 = tasma z P11 (panel).

Format S1, krawedz A: 15 zlaczy stosu (poz. 1–6) + P11; PCB R2: NIE ZBADANO

Prototype / schematic + PCB review

Sheet: /

File: P12.kicad_sch

Title: EGRLab P12 plytka polaczen (wariant pelny)

Size: A3

Date: 2026-10-05

Rev: P12-R2

KiCad E.D.A. 10.0.6

Id: 1/1