




J8
P06 J_BP




J9
P10 J1




J5
P05 J_BP1




J6
P05 J_BP2




J7
P09 J1




J2
P03 J_BP1




J3
P03 J_BP2



J4
P03 J_BP3



J10
P11 J_P12



TP1
GND



TP2
SV_SYS




TP3
3V3_I0



TP4
GND



J1
P02 J_BP



Kazdy podlaczony pin ma etykiety sieci z kontraktu (docs/kontrakt-P12.json, z pinoutow plytek). Laczenie WYLACZNIE po nazwie sieci, nigdy pin w pin: np. P03 J_BP2 16/17/19/20 = PFAIL_N / SV_SYS, a P05 J_BP2 16/17/19/20 = GND.

Sieci z jednym koncem (czekaja na P04 / P07 / P08 wariantu pelnego) zostaja niepodlaczone: lista w docs/NIEPODLACZONE.csv. PG_SEND-PG_LINK: zwora R34 OR jest na P02 R4, P12 jej nie powtarza.

Uklad arkusza jak na plytce widzianej od strony stosu: wiersze = poziomy 4 / 3 / 2 / 1, kolumny = sloty S1 / S2 / S3; J10 = tasma z P11 (panel).

Format S1, krawedz A: 9 zlaczy plytek stosu + P11; PCB R1; sprzet NIE ZBADANO

Prototype / schematic + PCB review

Sheet: /
File: P12.kicad_sch

Title: EGRLab P12 plytka polaczen (LOGGER)

Size: A3 Date: 2026-10-04

Rev: P12-R1

KiCad E.D.A. 10.0.6

Id: 1/1