

IT8951E IT8951VG IT8951E-64 IT8951E-64W IT8951VG-64

**EPD Timing Controller** 

Preliminary Specification V0.2.5.2 (For E Version)

ITE TECH. INC.





Copyright © 2018 ITE Tech. Inc.

This is a Preliminary document release. All specifications are subject to change without notice.

The material contained in this document supersedes all previous material issued for the products herein referenced. Please contact ITE Tech. Inc. for the latest document(s).

All sales are subject to ITE's Standard Terms and Conditions, a copy of which is included in the back of this document.

ITE, IT8951 is a trademark of ITE Tech. Inc.

All other trademarks are claimed by their respective owners.

All specifications are subject to change without notice.

Additional copies of this manual or other ITE literature may be obtained from:

ITE Tech. Inc. Tel: 886-2-29126889

Marketing Department Fax: 886-2-2910-2551, 886-2-2910-2552

9F, No. 233-2, Baoqiao Rd., Xindian Dist, New Taipei City, 23145, Taiwan, R.O.C.

If you have any marketing or sales questions, please contact:

P.Y. Chang, at ITE Taiwan:

E-mail: p.y.chang@ite.com.tw, Tel: 886-2-29126889 X6052, Fax: 886-2-29102551

You may also find the local sales representative nearest you on the ITE web site.

To find out more about ITE, visit our World Wide Web at: http://www.ite.com.tw

Or e-mail itesupport@ite.com.tw for more product information/services





# **Revision History**

Se	ction	Revision	Page No.
Tabl	le 5-15	Pin Attributes of Different Host Interface corrected	16







# **CONTENTS**

1. Features	1
2. General Description	3
2.1 Register Map	
3. Block Diagram	
4. Pin Configuration	
5. Pin Description	
6. System Configuration	
6.1 Clock Management	
6.3 Vcom and GPO Control Setting	
6.4 Power On Sequence	
7. DC Characteristics	
8. AC Characteristics	
8.1 Host Interface Timing	
8.3 SPI Slave Timing	
8.4 SPI Master Timing	
9. Package Information	
10. Ordering Information	
11. Top Marking Information	37
FIGURES	
FIGURES	
Figure 2-1. Peripheral Regiter Mapping	
Figure 3-1. IT8951 Block Diagram	
Figure 4-1. IT8951E/IT8951E-64/IT8951E-64W Top View (LQFP-128)	
Figure 4-2. T8951VG/IT8951VG-64 Top View (VFBGA-128)	
Figure 6-1. System Clock Tree Diagram	
Figure 6-2. Power Mode State Diagram	
Figure 6-3. IO-pins Functional Selection Diagram	
Figure 6-4. Power On Sequence Diagram	
Figure 8-1. Read Timing for Intel 80 Interface	
Figure 8-2. Write Timing for Intel 80 Interface	
Figure 8-3. Read Timing for Motorola 68 Interface (E as Data latch Signal)	
Figure 8-4. Read Timing for Motorola 68 Interface (HCS_L as Data latch Signal)	
Figure 8-5. Write Timing for Motorola 68 Interface (E as Data latch Signal)	
Figure 8-6. Write Timing for Motorola 68 Interface (HCS_L as Data latch Signal)	
Figure 8-7. Definition of Timing for I <sup>2</sup> C Interface	
Figure 8-8. Definition of Timing for SPI Interface	
Figure 8-9. Definition of Timing for SPI Master Interface	30
TABLES	
Table 4-1. Pins Listed in Numeric Order (IT8951E/IT8951E-64/IT8951E-64W)	9
Table 4-2. Pins Listed in Numeric Order (IT8951VG/IT8951VG-64)	10
Table 5-1. Pin Description of Supplies Signals	11

# IT8951 (For E Version)



Table 5-2. Pin Description of Host Interface Signals	11
Table 5-3. Pin Description of System Control Signals	12
Table 5-4. Pin Description of SPI Master for Serial Flash	12
Table 5-5. Pin Description of I2C Master/Slave	12
Table 5-6. Pin Description of Source Driver Signals	12
Table 5-7. Pin Description of Gate Driver Signals	13
Table 5-8. Pin Description of Power Switch Signals	13
Table 5-9. Pin Description of GPIO Signals	13
Table 5-10. Pin Description of USB PHY Signals	14
Table 5-11. Pin Description of AC Mode Signals	14
Table 5-12. Pin Description of Built-in Thermal Sensor	14
Table 5-13. Pin Description of SD Controller Signals (IT8951VG/IT8951VG-64)	15
Table 5-14. Difference between IT8951E/IT8951E-64/IT8951E-64W/IT8951VG/IT8951VG-64	15
Table 5-15. Pin Attributes of Different Host Interface	16
Table 5-16. Interface Signal Mapping for Intel 80 and Motorola 68	16
Table 6-1. Power State Summary	18
Table 6-2. Power On Stable Time	20
Table 8-1. AC Characteristic for Intel 80	24
Table 8-2. AC CharacteristicS for Motorola 68	27
Table 8-3. I <sup>2</sup> C AC Characteristics	28
Table 8-4. SPI AC Characteristics	29
Table 8-5 SPI Master AC Characteristics	30



#### 1. Features

### ■ Built-in SDRAM

- Built-in 32Mb mobile SDRAM (IT8951E/ IT8951VG)
- Built-in 64Mb mobile SDRAM (IT8951E-64/ IT8951E-64W/IT8951VG-64)

#### ■ Source / Gate Driver Interface

- Supports up to 2048x2048 resolution
- Supports 16/32-level grayscale mode
- Supports 8/16-bit source driver data bus
- Supports 2/4-bit coding of source driver
- Supports various types of source and gate drivers
- Supports panel border
- Supports AC/DC EPD panel
- Supports variable frame rate

### **■ Image Processing Engine**

- Supports Dither4, Dither5 output function.
- Supports 0/90/180/270-degree rotation, mirror, flip

### ■ Display Engine

- Supports partial-region display
- Supports 8 programmable LUTs for different applications
- Each LUT has programmable frame count which can be up to 256 frames.
- Built-in serial flash controller for waveform read
- Supports Alpha Blending effect
- Supports Fill Rectangle function

## ■ Several Host Interface

- Intel 80 compatible asynchronous interface (16 bits)
- Motorola 68 compatible asynchronous interface (16 bits)
- SPI slave interface
- I2C slave interface
- All registers accessible by host interface
- All memory contents accessible by host interface
- Supports 0/90/180/270-degree rotation when loading image
- Supports ARGB8888/ RGB888/RGB565 image input

#### ■ 16C750 Compatible UART

- 1 channel UART

#### ■ I2C Interface

- Supports Multi-Master I2C/SMBus
- 100Kbit/s Standard mode or 400Kbit/s Fast mode
- SMBus compatible

#### ■ USB 2.0 Device

- 1-port USB 2.0 Device
- Compatible with USB Specification version 2.0

# ■ SD/MMC Host Interface (IT8951VG/IT8951VG-64)

- SD standard host spec(ver2.0) compatible
- Dedicated DMA access support
- Compatible with SD memory card protocol
- version 2.1
- Compatible with HS-MMC/eMMC protocol version 4.2
- Compatible with SDIO card protocol version 1.0

### ■ Built-in Thermal Sensor

- Built-in temperature sensor supporting external thermal diode 3904/3906
- Supports external temperature sensor with I2C interface

### Power Saving Mode

- Active mode
- Standby mode
- Sleep mode

#### ■ System

- Built-in programmable PLL
- 1 interrupt output pin to host to indicate any exception from display engine
- 1 interrupt input pin from power IC to indicate any abnormal status
- Core voltage 1.8V
- I/O voltage 3.3V
- Package LQFP 128-pin (IT8951E/IT8951E-64/IT8951E-64W)
- Package VFBGA 128-pin (IT8951VG/IT8951VG-64)



This page is intentionally left blank.



# 2. General Description

The IT8951 is a high performance and low cost timing controller supporting both AC and DC VCOM EPDs. It provides functions including boot up auto display, alpha blending and picture-in-picture to reduce the overhead of CPU. In addition, it also supports the flexible resolution of EPD up to 2048 x2048 and with 32Mb/64Mb mobile SDRAM inside.





## 2.1 Register Map

Figure 2-1 shows the hardware peripheral register address map. All of the hardware I/O are located between 0x08000000 to 0x0800FFFF.

Figure 2-1. Peripheral Regiter Mapping

	<u>Offset</u>	
Reserved		
USB	0x4E00	*double word
I2C	<u>0x4C00</u>	double word
Reserved		
Reserved		
Image Process	<u>0x4600</u>	double word
Reserved		
Reserved		
JPG	<u>0x4000</u>	double word
Reserved		
GPIO	<u>0</u> x1E00	double word
HS UART	<u>0x1C00</u>	Byte
Reserved		
Reserved		
Reserved		
INTC	<u>0x1400</u>	double word
Reserved		
Display Control	<u>0x1000</u>	double word
SPI	<u>0x0E00</u>	double word
Reserved		
Reserved		
Thermal Sensor	<u>0x0800</u>	double word
SD Card	<u>0x0600</u>	double word
Reserved		
Memory Converter	<u>0x0200</u>	double word
System	<u>0x0000</u>	double word

**Note:** The USB controller can be accessed by the internal CPU only.

Source

Gate



# 3. Block Diagram

Flash Host Built-in 4MB/8MB SDRAM RISC 32-bits Serial Flash PHY CPU I-Cache D-Cache SDRAM **USB Device** PVCI Arbiter/ (8KB) (8KB) APB Boot Controller Controller PVCI-AHB Bridge Bridge ROM**AHB** Wrapper AHB AHB Arbiter/ Decode MUX Image System JPEG Processing Registers Decoder Engine I80/M68 Memory Command APB /SPI/I2C Mapping Parser I/F Converter Display Controller **Display Update** Engine SD/MMC Internal I2C Controller Thermal Source / Gate Controller Controller Sensor (IT8951VG)

Thermal

Sersor

Thermal Diode

Figure 3-1. IT8951 Block Diagram




This page is intentionally left blank.



# 4. Pin Configuration

Figure 4-1. IT8951E/IT8951E-64/IT8951E-64W Top View (LQFP-128)





# Figure 4-2. T8951VG/IT8951VG-64 Top View (VFBGA-128)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Α	SPI_SI	SPI_SCK	SD_DAT A1	SD_DAT A3	I2C_SDA	SPI_CS_ N	PWR_AL ERT	SDDO15/ GPIO7	SDLE	SDDO14/ GPIO6	SDDO13/ GPIO5	SDDO5	SDDO9/ GPIO1	SDDO8/ GPIO0	SDDO11/ GPIO3	VCC18A	А
В	SPI2_CS _N/I2C2_ SDA	SPI_SO	SD_DAT A2	SD_CD_ N	VCC_SD R	SDCLK	SDSHR	I2C_SCL	SDDO12/ GPIO4	SDD07	SDDO4	SDD03	SDDO6	SDD01	SDCE_N	SDDO10/ GPIO2	В
С	SD_WP	SD_CLK		GND	VCC3IO							SDDO2	GND		SDCE_N	GND18A	С
D	SD_CMD	SD_DAT A0	VCCK											SDDO0	SDCE_N 1	SDCE_N 0	D
E	GND	GND	VCC_SD R											VCCK	SDOE	VCC_SD R	E
F	SPI2_SI/ UART_C TS	SD_PWR _N													GND	VCC_SD R	F
G	SPI2_SC K/I2C2_S CL	SPI2_SO/ UART_R TS													VCC_SD R	XSCI	G
н	TEST_C FG1	RESET_ N													xsco	VCC33A _HSRT	н
J	TEST_C FG2	TEST_E N													NC	GND33A _HSRT	J
ĸ	HOST_H DB2/SPI_ SO	TEST_C FG0													VCC33A _U20	GND33A _U20	ĸ
L	HOST_H DB4/UAR T_RTS	HOST_H DB1/SPI_ CS_N													PWR_S_ P/VCOM[ 0]	PWR_G_ P/VCOM 1[0]	L
М	HOST_H DB5	HOST_H DB3/UAR T_CTS	UART_T X											VCCK	GDOE	GDCLK	М
N	HOST_H DB7	HOST_H DB6	VCC3IO		•									GDSPV	BORDER /SHD_N	GDRL	N
Р	HOST_H DB8	HOST_H DB9		HOST_H D_C/SPI _SI	HOST_H DB0/SPI_ SCK							GPIO15/ PWR[7]	VCC3IO		GPIO13/ PWR[5]	GPIO12/ PWR[4]	Р
R	HOST_H DB10	HOST_H DB12	UART_R X	HOST_H RDY	HOST_H DB14	HOST_H RD_N	HOST_H WE_N	VCCK	TS_EX	GND	DM	DP	PWR_S_ N/VCOM[ 1]	GPIO14/ PWR[6]	GPIO8/P WR[0]	GPIO11/ PWR[3]	R
т	GND	HOST_H DB11	HOST_H DB13	HOST_HI RQ	HOST_H CS_N	HOST_H DB15	VCC33A	VREF	VSSA	DN	RREF	GND	PWR_G_ N/VCOM 1[1]	GND	GPIO9/P WR[1]	GPIO10/ PWR[2]	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	



Table 4-1. Pins Listed in Numeric Order (IT8951E/IT8951E-64/IT8951E-64W)

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
1	VCCK	33	VCC33A	65	GPIO11/PWR[3]	97	GND
2	RESET_N	34	VREF	66	GPIO12/PWR[4]	98	VCC_SDR
3	TEST_EN	35	TS_EX	67	GPIO13/PWR[5]	99	VCCK
4	TEST_CFG0	36	DN	68	GPIO14/PWR[6]	100	GND
5	TEST_CFG1	37	GNDA	69	GPIO15/PWR[7]	101	SDDO12/GPIO4
6	TEST_CFG2	38	NC	70	BORDER/SHD_N	102	SDDO13/GPIO5
7	UART_TX	39	NC	71	GDSPV	103	SDDO14/GPIO6
8	UART_RX	40	NC	72	GDOE	104	GND
9	HOST_HWE_N	41	NC	73	GDRL	105	VCC_SDR
10	HOST_HRD_N	42	NC	74	GDCLK	106	SDDO15/GPIO7
11	HOST_HCS_N	43	NC	75	VCCK	107	SDLE
12	HOST_HD_C/ SPI_SI	44	NC	76	GND	108	SDSHR
13	HOST_HRDY	45	VS33D	77	SDOE	109	SDCLK
14	HOST_HIRQ	46	XSCI	78	SDCE_N0	110	I2C_SCL
15	HOST_HDB0/ SPI_SCK	47	XSCO	79	SDCE_N1	111	I2C_SDA
16	HOST_HDB1/ SPI_CS_N	48	VCC33A_HRST	80	SDCE_N2	112	PWR_ALERT
17	HOST_HDB2/ SPI_SO	49	GND33A_HSRT	81	SDCE_N3	113	GND
18	HOST_HDB3/ UART_CTS	50	RREF	82	SDD00	114	VCC_SDR
19	HOST_HDB4		DM		SDD01		SPI_CS_N
	UART_RTS	51		83		115	
20	VCC3IO	52	DP	84	SDDO2	116	SPI_SCK
21	GND	53	VCC33A_U20	85	SDDO3	117	SPI_SI
22	HOST_HDB5	54	GND33A_U20	86	SDDO4	118	SPI_SO
23	HOST_HDB6	55	VCCK	87	SDDO5	119	SPI2_CS_N / I2C2_SDA
24	HOST_HDB7	56	PWR_S_P/ VCOM[0]	88	SDDO6	120	GND
25	HOST_HDB8	57	PWR_S_N/ VCOM[1]	89	SDD07	121	VCC_SDR
26	HOST_HDB9	58	PWR_G_P/ VCOM1[0]	90	SDDO8/GPIO0	122	SPI2_SCK / I2C2_SCL
27	HOST_HDB10	59	PWR_G_N/ VCOM1[1]	91	SDD09/GPI01	123	SPI2_SI / UART_CTS
28	HOST_HDB11	60	VCC3IO	92	SDDO10/GPIO2	124	SPI2_SO / UART_RTS
29	HOST_HDB12	61	GND	93	SDDO11/GPIO3	125	GND
30	HOST_HDB13	62	GPIO8/PWR[0]	94	VCC3IO	126	VCC3IO
31	HOST_HDB14	63	GPIO9/PWR[1]	95	GND18A	127	VCC_SDR
32	HOST_HDB15	64	GPIO10/PWR[2]	96	VCC18A	128	GND

# IT8951 (For E Version)



Table 4-2. Pins Listed in Numeric Order (IT8951VG/IT8951VG-64)

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A1	SPI_SI	C1	SD_WP	J1	TEST_CFG2	R1	HOST_HDB10
A2	SPI_SCK	C2	SD_CLK	J2	TEST_EN	R2	HOST_HDB12
A3	SD_DATA1	C4	GND	J15	NC	R3	UART_RX
A4	SD_DATA3	C5	VCC3IO	J16	GND33A_HSRT	R4	HOST_HRDY
A5	I2C_SDA	C12	SDDO2	K1	HOST_HDB2/SPI_S O	R5	HOST_HDB14
A6	SPI_CS_N	C13	GND	K2	TEST_CFG0	R6	HOST_HRD_N
A7	PWR_ALERT	C15	SDCE_N2	K15	VCC33A_U20	R7	HOST_HWE_N
A8	SDDO15/GPIO7	C16	GND18A	K16	GND33A_U20	R8	VCCK
A9	SDLE	D1	SD_CMD	L1	HOST_HDB4/UART_ RTS	R9	TS_EX
A10	SDDO14/GPIO6	D2	SD_DATA0	L2	HOST_HDB1/SPI_C S	R10	GND
A11	SDDO13/GPIO5	D3	VCK	L15	PWR_S_P/VCOM[0]	R11	DM
A12	SDDO5	D14	SDD00	L16	PWR_G_P/VCOM1[0	R12	DP
A13	SDD09/GPI01	D15	SDCE_N1	M1	HOST_HDB5	R13	PWR_S_N/VCOM[1]
A14	SDDO8/GPIO0	D16	SDCE_N0	M2	HOST_HDB3/UART_ CTS	R14	GPIO14/PWR[6]
A15	SDDO11/GPIO3	E1	GND	М3	UART_TX	R15	GPIO8/PWR[0]
A16	VCC18A	E2	GND	M14	VCCK	R16	GPIO11/PWR[3]
B1	SPI2_CS_N	E3	VCC_SDR	M15	GDOE	T1	GND
B2	SPI_SO	E14	VCCK	M16	GDCLK	T2	HOST_HDB11
В3	SD_DATA2	E15	SDOE	N1	HOST_HDB7	T3	HOST_HDB13
B4	SD_CD_N	E16	VCC_SDR	N2	HOST_HDB6	T4	HOST_HIRQ
B5	VCC_SDR	F1	SPI2_SI/UART_CTS	N3	VCC3IO	T5	HOST_HCS_N
B6	SDCLK	F2	SD_PWR_N	N14	GDSPV	T6	HOST_HDB15
B7	SDSHR	F15	GND	N15	BORDER/SHD_N	T7	VCC33A
B8	I2C_SCL	F16	VCC_SDR	N16	GDRL	T8	VREF
B9	SDDO12/GPIO4	G1	SPI2_SCK	P1	HOST_HDB8	T9	GNDA
B10	SDD07	G2	SPI2_SO/UART_RTS	P2	HOST_HDB9	T10	DN
B11	SDDO4	G15	VCC_SDR	P4	HOST_HD_C/SPI_SI	T11	RREF
B12	SDDO3	G16	XSCI	P5	HOST_HDB0/SPI_S CK	T12	GND
B13	SDDO6	H1	TEST_CFG1	P12	GPIO15/PWR[7]	T13	PWR_G_N/VCOM1[ 1]
B14	SDD01	H2	RESET_N	P13	VCC3IO	T14	GND
B15	SDCE_N3	H15	XSCO	P15	GPIO13/PWR[5]	T15	GPIO9/PWR[1]
B16	SDDO10/GPIO2	H16	VCC33A_HSRT	P16	GPIO12/PWR[4]	T16	GPIO10/PWR[2]



# 5. Pin Description

**Table 5-1. Pin Description of Supplies Signals** 

IT8951E/E-6 4/E-64W Pin(s) No.	IT8951VG/V G-64 Pin(s) No.	Symbol	Attribute	Power	Description
20, 60, 94, 126	C5,N3,P13	VCC3IO	PWR	-	I/O Power Supply
1, 55, 75, 99,	E14,M14,R8	VCCK	PWR	-	1.8V Digital Core Power
21, 61, 76, 97, 100, 104, 113, 120, 125, 128	C4,C13,E1, E2,F15,R10, T1,T12,T14	GND	GND	-	Digital Ground
33	T7	VCC33A	PWR	-	3.3V Analog Power
37	T9	GNDA	GND	-	Analog Ground
53	K15	VCC33A_U20	PWR	-	3.3V Power Supply for OTG PHY
48	H16	VCC33A_HSRT	PWR	-	3.3V Power Supply for OTG PHY
54	K16	GND33A_U20	GND	-	Ground for OTG PHY
49	J16	GND33A_HSRT	GND	-	Ground for OTG PHY
95	C16	GND18A	GND	-	Ground for PLL
96	A16	VCC18A	PWR	-	1.8V Power Supply for PLL
45	-	VS33D	GND	-	Analog Ground
98, 105, 114, 121, 127	B5,E3,E16,F 16,G15	VCC_SDR	PWR	-	1.8V SDRAM Core/Pad Power Supply
38, 39, 40, 41, 42, 43,44	J15	NC	-	-	No Connect

Table 5-2. Pin Description of Host Interface Signals

IT8951E/E- 64/E-64W Pin(s) No.	IT8951VG/ VG-64 Pin(s) No.	Symbol	Attribute	Power	Description
12	P4	HOST_HD_C	DI	VCC3IO	Host I/F Command/Data Select This input pin is to select command (Low)/data (High).
11	T5	HOST_HCS_N	DI	VCC3IO	Host I/F Chip Select This input pin is to select chip.
15, 16, 17, 18, 19, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32	T6,R5,T3, R2,T2,R1, P2,P1,N1, N2,M1,L1, M2,K1,L2, P5	HOST_HDB[15:0]	DIO16	VCC3IO	Host I/F Data These input/output pins are for host i/F data.
10	R6	HOST_HRD_N	DI	VCC3IO	Host I/F Read Enable This input pin is to enable host I/F read.
9	R7	HOST_HWE_N	DI	VCC3IO	Host I/F Write Enable Pin This input pin is to enable host I/F write.
13	R4	HOST_HRDY	DO16	VCC3IO	Host I/F Ready This output pin is for host I/F ready.
14	T4	HOST_HIRQ	DO16	VCC3IO	Host I/F Interrupt This output pin is for Host I/F interrupt.
119	B1	SPI2_CS_N	DIO16	VCC3IO	SPI Host I/F Chip Select / I2C Host I/F Data This input pin is to select chip in SPI Host I/F. This input/output pin is for I2C Host I/F data.
122	G1	SPI2_SCK	DIO16	VCC3IO	SPI Host I/F Clock This input pin is clock input in SPI Host I/F.
123	F1	SPI2_SI	DI	VCC3IO	SPI Host I/F Data Input This input pin is data input in SPI Host I/F.
124	G2	SPI2_SO	DO16	VCC3IO	SPI Host I/F Data Output This output pin is data output in SPI Host I/F.
119	B1	I2C2_SDA	DIO16	VCC3IO	I2C Host I/F Data This input/output pin is for I2C Host I/F data.

# IT8951 (For E Version)



IT8951E/E- 64/E-64W Pin(s) No.	IT8951VG/ VG-64 Pin(s) No.	Symbol	Attribute	Power	Description
122	G1	I2C2_SCL	DIO16	VCC3IO	I2C Host I/F Clock This input/output pin is for I2C Host I/F clock.

### Table 5-3. Pin Description of System Control Signals

			<u> </u>		ii control digitals
IT8951E/E- 64/E-64W Pin(s) No.	IT8951VG/V G-64 Pin(s) No.	Symbol	Attribute	Power	Description
2	H2	RESET_N	DI	VCC3IO	System Reset This input pin is to reset the system. (Active Low)
3	J2	TEST_EN	DI	VCC3IO	Test Mode Enable This input pin is to enable the test mode. For normal use, please connect a pull-down resister to this pin.
4, 5, 6	J1, H1, K2	TEST_CFG[2:0	DI	VCC3IO	Test Mode Configuration These input pins are to configure the test mode and host I/F mode
7	M3	UART_TX	DO16	VCC3IO	UART TX This is an output UART TX pin.
8	R3	UART_RX	DI	VCC3IO	UART RX This is an input pin UART RX pin.
123(SDCR[9]=0) 18(SDCR[9]=1)	F1(SDCR[9]=0) M2(SDCR[9]=1)	UART_CTS	DI	VCC3IO	UART Flow Control CTS This is an input UART CTS pin.
124(SDCR[9]=0) 19(SDCR[9]=1)	G2(SDCR[9]=0) L1(SDCR[9]=1)	UART_RTS	DO16	VCC3IO	UART Flow Control RTS This is an output UART RTS t pin.
46	G16	XSCI	AIO	VCC33A_ HSRT	Crystal Oscillator Input This is an input crystal oscillator pin. It is recommended to connect a 12Mhz crystal to this pin.
47	H15	XSCO	AIO	VCC33A_ HSRT	Crystal Oscillator Output This is an output crystal oscillator pin. It is recommended to connect a 12Mhz crystal to this pin.

# Table 5-4. Pin Description of SPI Master for Serial Flash

IT8951E/E-64 /E-64W Pin(s) No.	IT8951VG/V G-64 Pin(s) No.	Symbol	Attribute	Power	Description
115(SFMSR[3]=0)	A6(SFMSR[3]=0)	SPI CS N	DO16	VCC3IO	SPI Slave Chip Select
16(SFMSR[3]=1)	L2(SFMSR[3]=1)	011_00_1	0010	V 00010	This output pin is to select the SPI slave chip.
116(SFMSR[3]=0)	A2(SFMSR[3]=0)	SPI SCK	DO16	VCC3IO	SPI Clock
15(SFMSR[3]=1)	P5(SFMSR[3]=1)				This output pin is for SPI clock.
117(SFMSR[3]=0)	A1(SFMSR[3]=0)	SPI_SI	DI	VCC3IO	SPI Data Input
12(SFMSR[3]=1)	P4(SFMSR[3]=1)	_			This pin is for SPI data input.
118(SFMSR[3]=0)	B2(SFMSR[3]=0)	SPI_SO	DO16	VCC3IO	SPI Data Output
17(SFMSR[3]=1)	K1(SFMSR[3]=1)				This pin is for SPI data output.

# Table 5-5. Pin Description of I2C Master/Slave

IT8951E/E- 64/E-64W Pin(s) No.	IT8951VG/ VG-64 Pin(s) No.	Symbol	Attribute	Power	Description
110	B8	I2C_SCL	DO16	VCC3IO	I2C Clock
		_			This output pin is for I2C clock.
111	A5	I2C_SDA	DIO16	VCC3IO	I2C Data
					This input/output pin is for I2C data.

# Table 5-6. Pin Description of Source Driver Signals



IT8951E/E- 64/E-64W Pin(s) No.	IT8951VG/ VG-64 Pin(s) No.	Symbol	Attribute	Power	Description
109	B6	SDCLK	DO16	VCC3IO	Source Driver Clock This output pin is for source driver clock.
81, 80, 79, 78	B15,15, D15, D16	SDCE_N[3:0]	DO16	VCC3IO	Source Driver Chip Select These output pins are to select the source driver chip.
107	A9	SDLE	DO16	VCC3IO	Source Driver Latch Enable This output pin is to enable the source driver latch.
77	E15	SDOE	DO16	VCC3IO	Source Driver Output Enable This output pin is to enable the source driver output.
108	B7	SDSHR	DO16	VCC3IO	Source Driver Shift Right Enable This output pin is to enable the source driver shift right.
106, 103, 102, 101, 93, 92, 91, 90, 89, 88, 87, 86, 85, 84, 83, 82	A8, A10, A11, B9, A15, B16, A13, A14, B10, B13, A12, B11, B12, C12, B14, D14	SDDO[15:0]	DO16	VCC3IO	Source Driver Data Output These output pins are for source driver data output.

# Table 5-7. Pin Description of Gate Driver Signals

IT8951E/E- 64/E-64W Pin(s) No.	IT8951VG/ VG-64 Pin(s) No.	Symbol	Attribute	Power	Description	
74	M16	GDCLK	DO16	VCC3IO	Gate Driver Clock	
					This output pin is for gate driver clock.	
72	M15	GDOE	DO16	VCC3IO	Gate Driver Output Enable	
					This output pin is to enable gate driver output.	
73	N16	GDRL	DO16	VCC3IO	Gate Driver Right/Left Select	
					This output pin is to select gate driver right/left.	
71	N14	GDSPV	DO16	VCC3IO	Gate Driver Start Pulse	
					This output pin is for the source driver start pulse.	

## Table 5-8. Pin Description of Power Switch Signals

	Table 9 C. Fin Description of Fower Curton Signals							
IT8951E/E- 64/E-64W Pin(s) No.	IT8951VG/ VG-64 Pin(s) No.	Symbol	Attribute	Power	Description			
56	L15	PWR_S_P	DO16	VCC3IO	Source Driver Positive Power Control This output pin is to control the source driver positive power.			
57	R13	PWR_S_N	DO16	VCC3IO	Source Driver Negative Power Control This output pin is to control the source driver negative power.			
58	L16	PWR_G_P	DO16	VCC3IO	Gate Driver Positive Power Control This output pin is to control the gate driver positive power.			
59	T13	PWR_G_N	DO16	VCC3IO	Gate Driver Negative Power Control  This output pin is to control the gate driver negative power.			
112	A7	PWR_ALERT	DI	VCC3IO	Alert From Power IC  This input pin is the error alert input from power IC.			
70	N15	BORDER	DO16	VCC3IO	Display Border Power Control This output pin is to control the display border power.			

Table 5-9. Pin Description of GPIO Signals

# IT8951 (For E Version)



IT8951E/E- 64/E-64W Pin(s) No.	IT8951VG/ VG-64 Pin(s) No.	Symbol	Attribute	Power	Description
69, 68, 67, 66, 65, 64, 63, 62,	P12, R14, P15, P16, R16, T16,	GPIO[15:0]	DO16	VCC3IO	Dedicated GPIO Control These output pins are for GPIO control.
106, 103, 102, 101, 93, 92, 91, 90	T15, R15, A8, A10, A11, B9, A15, B16, A13, A14				

# Table 5-10. Pin Description of USB PHY Signals

IT8951E/E- 64/E-64W Pin(s) No.	IT8951VG/ VG-64 Pin(s) No.	Symbol	Attribute	Power	Description
52	R12	DP	AIO	VCC33A	USB PHY Data
				_HSRT	USB2.0 data in positive pin terminal
51	R11	DM	AIO	VCC33A	USB PHY Data
				_HSRT	USB2.0 data in negative pin terminal
50	T11	RREF	AIO	VCC33A	Reference Control
				_HSRT	Connect external reference resistor(12k $\Omega$ +- 1%) to
					ground

# Table 5-11. Pin Description of AC Mode Signals

Table 5-11.1 III Description of Ao mode digitals							
IT8951E/E- 64/E-64W Pin(s) No.	IT8951VG/ VG-64 Pin(s) No.	Symbol	Attribute	Power	Description		
56	L15	VCOM[0]	DO16	VCC3IO	Panel 0 VCOMIN[0] Control This output pin is to control the VCOMIN[0] for AC mode panel.		
57	R13	VCOM[1]	DO16	VCC3IO	Panel 0 VCOMIN[1] Control This output pin is to control the VCOMIN[1] for AC mode panel.		
58	L16	VCOM1[0]	DO16	VCC3IO	Panel 1 VCOMIN[0] Control This output pin is to control the VCOMIN[0] for AC mode panel.		
59	T13	VCOM1[1]	DO16	VCC3IO	Panel 1 VCOMIN[1] Control  This output pin is to control the VCOMIN[1] for AC mode panel.		
70	N15	SHD_N	DO16	VCC3IO	Shutdown Control This output pin is to control the shutdown c of AC mode panel.		
69, 68, 67, 66, 65, 64, 63, 62	P12, R14, P15, P16, R16, T16, T15, R15,	PWR[7:0]	DO16	VCC3IO	Power Board Control These output pins are to control the power board of AC mode panel.		

## Table 5-12. Pin Description of Built-in Thermal Sensor

IT8951E/E- 64/E-64W Pin(s) No.	IT8951VG/ VG-64 Pin(s) No.	Symbol	Attribute	Power	Description
34	T8	VREF	AIO	VCC33A	Thermal Sensor Reference Voltage
					This pin is for the reference voltage.
35	R9	TS_EX	AIO	VCC33A	External Diode Positive This pin is used to be connected to the anode of external diode.
36	T10	DN	AIO	VCC33A	External Diode Negative This pin is used to be connected to the cathode of external diode.



Table 5-13. Pin Description of SD Controller Signals (IT8951VG/IT8951VG-64)

IT8951E/E- 64/E-64W Pin(s) No.	IT8951VG/ VG-64 Pin(s) No.	Symbol	Attribute	Power	Description
-	C2	SD_CLK	DO16	VCC3IO	SD Card Clock
					This output pin is for the SD Card clock.
-	D1	SD_CMD	DIO	VCC3IO	SD Card Command
					This output pin is for the SD Card command.
-	C1	SD_WP	DI	VCC3IO	SD Card Write Protect
					This input pin is for the SD Card write protect.
-	B4	SD_CD_N	DI	VCC3IO	SD Card detect
					This input pin is for the SD Card detect.
-	F2	SD_PWR_N	DO16	VCC3IO	SD Card Power Controller
					This output pin is for the SD Card power controller.
-	A4, B3,	SD_DATA_0~	DIO	VCC3IO	SD Card Data
	A3, D2	SD_DATA_3			These output pins are for the SD Card data.

Table 5-14. Difference between IT8951E/IT8951E-64/IT8951E-64W/IT8951VG/IT8951VG-64

Description	IT8951E-64W	IT8951E-64	IT8951E	IT8951VG	IT8951VG-64
Embedded DRAM Size	64Mb	64Mb	32Mb	32Mb	64Mb
Package Type	LQFP	LQFP	LQFP	VFBGA	VFBGA
Body Outline	14mm x 14mm x 1.6mm	14mm x 14mm x 1.6mm	14mm x 14mm x 1.6mm	10mm x 10mm x 1mm	10.5mm x 10.5mm x 1mm
No Connect (NC) Pins	38, 39, 40, 41, 42, 43,44	38, 39, 40, 41, 42, 43,44	38, 39, 40, 41, 42, 43,44	J15	J15
Exposed Pad	N/A	N/A	N/A	N/A	N/A
SD card Host Controller Pins	N/A	N/A	N/A	C2, D1, C1, B4, F2, A4, B3, A3, D2	C2, D1, C1, B4, F2, A4, B3, A3, D2
Analog Ground Pin – VS33D	45	45	45	N/A	N/A
Operation Temperature	-20°C to +70°C	0°C to +70°C	0°C to +70°C	0°C to +70°C	0°C to +70°C



Table 5-15. Pin Attributes of Different Host Interface

TEST_CFG [2:0]	3'b000 I80CPCR[16]=0	3'b000 I80CPCR[16]=1	3'b001	3'b110	3'b111
Host Interface	Intel 80	Motorola 68	SPI	I2C (Slave ID: 7'h46)	I2C (Slave ID: 7'h35)
Pin Attribute					
HOST_HWE_N	180, input	180, input	N/F, output	N/F, output	N/F, output
HOST_HRD_N	180, input	180, input	N/F, output	N/F, output	N/F, output
HOST_HCS_N	180, input	180, input	N/F, output	N/F, output	N/F, output
HOST_HD_C*	180, input	180, input	N/F, input	N/F, input	N/F, input
HOST_HRDY	I80, output	I80, output	N/F, input	N/F, input	N/F, input
HOST_HIRQ	I80, output	I80, output	N/F, output	N/F, output	N/F, output
HOST_HDB[15:0]*	180, bi-dir	180, bi-dir	N/F, input	N/F, input	N/F, input
SPI2_SO/ UART_RTS	N/F, output	N/F, output	SPI, output	UART, output	UART, output
SPI2_SI/ UART_CTS	N/F, input	N/F, input	SPI, input	UART, input	UART, input
SPI2_SCK/	N/F, input	N/F, input	SPI, input	I2C, O/D	12C, O/D
I2C2_SCL					
SPI2_CS_N/	N/F, input	N/F, input	SPI, input	I2C, O/D	I2C, O/D
I2C2_SDC					

N/F = No Function O/D = Open Drain

Table 5-16. Interface Signal Mapping for Intel 80 and Motorola 68

Pin Name	Intel 80	Motorola 68
HOST_HWE_N	HWR_L	R/W
HOST_HRD_N	HRD_L	E
HOST_HCS_N	HCS_L	HCS_L
HOST_HD_C	HD/C	HD/C
HOST_HRDY	HRDY	HRDY
HOST_HDB[16:0]	HDB[15:0]	HDB[15:0]

Note: Please refer to section 8.1 for the detailed signal timing for Intel 80 and Motorola 68.

<sup>\*</sup> SFMSR[3] is set to 0 while SDCR[9] is set to 0



# 6. System Configuration

### 6.1 Clock Management

The clock tree of IT8951 is shown in Figure 6-1. clk\_sys is the main clock of the system including SDRAM, system bus, etc. Its frequency is decided by the main PLL with programmable MS & NS factor. clk\_apb is the hardware register clock. clk\_tcon is the source driver clock and can be dynamically switched between 4 tables. All other clocks are also programmable depending on their respective functions.

/2~/64 /2~/64 clk tcon /2~/64 /2~/64 SCCR[31:28], [27:24], [23:20], [3:0] System Clock XSC /2 PLL 12Mhz clk\_sys /4 /2 /4 SCCR[5:4] /8 PLL\_EN, FRANGE, clk\_apb MS[5:0], IMCSR[1:0] NS[5;0] SCCR[7:6] clk\_disp 48Mhz SCCR[15:14] clk\_uart USB PHY - clk image SCCR[11] /2 SCCR[17:16] clk\_spi SCCR[10]

Figure 6-1. System Clock Tree Diagram

## 6.2 Power Management

IT8951 has 3 power modes, active, standby, and sleep mode and the correlation among them are shown in Figure 6-2 & Table 6-1 below.

www.ite.com.tw 17 IT8951 V0.2.5.2






Figure 6-2. Power Mode State Diagram

Table 6-1. Power State Summary

Power Mode	IT8951 Controller State	PLL State	Panel Power State	OSC State	SDRAM State
ACTIVE	All clock active	Active	Active	Active	Normal Operation
STANDBY	All clocks gated off (Asynchronous Wakeup)	Active	Active	Active	Self Refresh
SLEEP	PLL off (Asynchronous Wakeup)	Power-Down	Power-Down	Power-Down	Self Refresh

## 6.3 Vcom and GPO Control Setting

IT8951 supports four IO pins' functional selection. When IT8951 is connected to the AC-panel, the four IO pins act as the VCOM voltage selection. Its output value is controlled by hardware engine according to the AC VCOM Table Register ACVTR0~ACVTR15 (0x11C4~0x11E0, 0x122C~0x1248. When IT8951 is connected to the DC-panel, the four IO pins act as the GPO function. Its output value is directly controlled by register (0x0008~0x000C). Normally, it could be used as a switch of the Source/Gate power circuit. The detailed diagram of these IO pins' functional selection is shown in Figure 6-3.



Chip Register 0x1138: UP1SR[0] MUX PWR S P/VCOM[0] Register 0x0008: SDPNVC[0] MUX PWR\_S\_N/VCOM[1] Register 0x0008: SDPNVC[1] MUX PWR\_G\_P/VCOM1[0] Register 0x000C: GDPNVC[0] MUX PWR\_G\_N/VCOM1[1] Register 0x000C: GDPNVC[1] AC Vcom Table

Figure 6-3. IO-pins Functional Selection Diagram

When UP1SR[0] is set high, the mode is AC Vcom and the IO pin is determined by hardware engine.

When UP1SR[0] is set low, the mode is DC Vcom and the IO-pin is determined by register.



## 6.4 Power On Sequence

Figure 6-4 and Table 6-2 show the power on sequence of IT8951. The core power 1.8V should be stable first then the IO power and analog power 3.3V be ready afterwards and finally the chip reset is de-asserted last.

Figure 6-4. Power On Sequence Diagram




Table 6-2. Power On Stable Time

Symbol	Parameter	Min.	Тур.	Max.	Unit
T <sub>s1</sub>	1.8V stable time	0	-	-	us
T <sub>s2</sub>	3.3V stable time	10	-	-	us



## 7. DC Characteristics

### **Operation Conditions**

3.3V±0.15V
3.3V±0.15V
3.3V±0.15V
3.3V±0.15V
1.8V±0.09V
1.8V±0.09V
1.8V±0.09V
25°C to +70°C
.0°C to +70°C

### **Absolute Maximum Ratings\***

Applied Voltage.....-0.3V to 3.6V

Input Voltage (Vi)	-0.3V to VCC3IO+0.3V
Output Voltage (Vo)	-0.3V to VCC3IO+0.3V
Storage Temperature	55°C to +125°C
Power Dissipation	300mW

#### \*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
DO16 Type	Buffer					
$V_{OL}$	Low Output Voltage	I <sub>OL</sub> = 16 mA	_	_	0.4	V
V <sub>OH</sub>	High Output Voltage	I <sub>OH</sub> = -16 mA	2.4	_	_	V
DIO16 Type	e Buffer					
$V_{OL}$	Low Output Voltage	$I_{OL}$ = 8 mA	_	_	0.4	V
$V_{OH}$	High Output Voltage	I <sub>OH</sub> = -8 mA	2.4	_		V
V <sub>IL</sub>	Low Input Voltage	_	_	_	VCC3IO *0.3	V
V <sub>IH</sub>	High Input Voltage	_	VCC3IO *0.7	_	_	V
I <sub>IL</sub>	Low Input Leakage	V <sub>IN</sub> = 0	_	10	_	μА
I <sub>IH</sub>	High Input Leakage	V <sub>IN</sub> = VCC3IO	_	_	-10	μА
I <sub>OZ</sub>	Tri-state Leakage	—	_	—	20	μА



This page is intentionally left blank.



# 8. AC Characteristics

# 8.1 Host Interface Timing

Figure 8-1. Read Timing for Intel 80 Interface





Figure 8-2. Write Timing for Intel 80 Interface



www.ite.com.tw 23 IT8951 V0.2.5.2



Table 8-1. AC Characteristic for Intel 80

Signal	Symbol	Parameter	Min.	Max.	Unit	Description
	_	Address setup time (write)	0	_	ns	_
HD/C	<b>t</b> <sub>ast</sub>	Address setup time (read)	5	_	ns	_
HD/C	t <sub>wah</sub>	Address hold time (write)	5	_	ns	_
	t <sub>rah</sub>	Address hold time (read)	0	_	ns	_
	t <sub>wcs</sub>	Chip Select setup time to HWE_L falling edge	0		ns	_
HCS_L	t <sub>rcs</sub>	Chip Select setup time to HRD_L falling edge	5	_	ns	
	+	Chip Select hold time (write)	5	_	ns	
	t <sub>ch</sub>	Chip Select hold time (read)	10		ns	_
	t <sub>wl</sub>	Pulse low duration	5		ns	_
	t <sub>wh</sub>	Pulse high duration	5		ns	
HWE_L	1	Write cycle for Register	8		Ts	
	t <sub>wc</sub>	Write cycle for Memory	12	_	Ts	_
	t <sub>w2r</sub>	HWE_L rising edge to HRD_L falling edge	6	_	Ts	_
	t <sub>r2w</sub>	HRD_L rising edge to HWE_L falling edge	0		ns	_
		Read cycle for Registers	9		Ts	_
	$t_rc$	Read cycle for Memory	5		Ts	_
HRD_L	t <sub>rl</sub>	Pulse low duration (for Registers)	8T + 10	_	Ts	_
		Pulse low duration (for Memory)	4T + 10	_	Ts	_
	t <sub>rh</sub>	Pulse high duration	5	_	ns	_
	t <sub>dst</sub>	Write data setup time	7	_	ns	_
	t <sub>dht</sub>	Write data hold time	6	_	ns	_
	t <sub>rodz</sub>	Read data hold time from HRD_L rising edge	10	_	ns	_
	t <sub>rrdz</sub>	HRD_L rising edge to HDB[15:0] Hi-Z		11	ns	
HDB[15:0]	t <sub>codh</sub>	Read data hold time from HCS_L rising edge		0	ns	_
	t <sub>crdz</sub>	HCS_L rising edge to HDB[15:0] Hi-Z		0	ns	_
		HRD_L falling edge to HDB[15:0] valid for Registers		8T + 10	ns	_
	t <sub>rdv</sub>	HRD_L falling edge to HDB[15:0] valid for Memory (if t <sub>rc</sub> not met)		4T+10	ns	
	t <sub>rdd</sub>	HRD_L falling edge to HDB[15:0] driven	_	0	ns	_
	t <sub>rdyd</sub>	HCS_L falling edge to HRDY driven		0	ns	
	t <sub>rdyz</sub>	HCS_L rising edge to HRDY Hi-Z	_	0	ns	_
LIDDY	t <sub>wrdyl</sub>	HWE_L rising edge to HRDY low	_	2	Ts	_
HRDY	t <sub>rrdyl</sub>	HRD_L falling edge to HRDY low	_	2	Ts	_
	t <sub>rrdyh</sub>	HRD_L falling edge to HRDY high	_	8T + 11	Ts	_
	t <sub>rdyh</sub>	HRDY high to HWE_L rising edge	5	_	ns	_

<sup>1.</sup> Ts = system clock period






Figure 8-3. Read Timing for Motorola 68 Interface (E as Data latch Signal)








Figure 8-5. Write Timing for Motorola 68 Interface (E as Data latch Signal)




Figure 8-6. Write Timing for Motorola 68 Interface (HCS\_L as Data latch Signal)






Table 8-2. AC CharacteristicS for Motorola 68

HD/C   Logic   Address setup time write)   5	Signal	Symbol	Parameter	Min.	Max.	Unit	Description
HD/C		4	Address setup time write)	5	_	ns	_
HCs_L   tess   Address hold time (read)   0	HD/C	<b>l</b> ast	Address setup time (read)	5	_	ns	_
HCS_L   tecs		t <sub>wah</sub>	Address hold time (write)	5	_	ns	-
HCS_L		t <sub>rah</sub>	Address hold time (read)	0	_	ns	_
Fulse low duration (write)	HCS_L	t <sub>ecs</sub>		5	_	ns	_
E	_	$t_ch$	Chip Select/Enable hold time	10	_	ns	_
Barrian		$t_{wl}$	, ,		_	ns	-
E		$t_{wh}$	• ,	5		ns	
HCS_L falling/E rising edge to R/W rising edge   6		4	Write cycle for Register	8		Ts	_
Tright   HCS_L falling/E rising edge to R/W falling   0		<b>L</b> wc	Write cycle for Memory	12	_	Ts	_
E		t <sub>w2r</sub>	HCS_L falling/E rising edge to R/W rising edge	6		Ts	
Read cycle for Registers	F	t <sub>r2w</sub>		0	-	ns	
Pulse low duration (for Registers read)	_		Read cycle for Registers	9	_	Ts	_
Total		ι <sub>rc</sub>	Read cycle for Memory	5	_	Ts	_
Pulse low duration (to Melhory fead)		t <sub>rl</sub>	Pulse low duration (for Registers read)			Ts	_
HDB[15:0]   The late of the			Pulse low duration (for Memory read)		_	Ts	_
HDB[15:0]   Today   Read data hold time   HDB[15:0] Hi-Z   HRD_L rising edge to HDB[15:0] Hi-Z   HRD_L rising edge to HDB[15:0] Hi-Z   HRD_L rising edge to HDB[15:0] Hi-Z   HCS_L rising edge   HCS_L rising edge   HDB[15:0] Hi-Z   HCS_L rising edge to HDB[15:0] Hi-Z   HCS_L rising edge to HDB[15:0] Valid for   Registers   HRD_L falling edge to HDB[15:0] valid for   Registers   HRD_L falling edge to HDB[15:0] Valid for   V		t <sub>rh</sub>	Pulse high duration	5	_	ns	_
HDB[15:0]   Read data hold time from HRD_L rising edge   10		t <sub>dst</sub>	Write data setup time	7	_	ns	_
HDB[15:0]   t_{rrdz}		t <sub>dht</sub>	Write data hold time	6	_	ns	_
HDB[15:0]   t_{codh}   Read data hold time from HCS_L rising edge   — 0   ns   —		t <sub>rodz</sub>	Read data hold time from HRD_L rising edge	10	_	ns	_
HDB[15:0]   t <sub>crdz</sub>		t <sub>rrdz</sub>	HRD_L rising edge to HDB[15:0] Hi-Z		11	ns	_
HRD_L falling edge to HDB[15:0] valid for		t <sub>codh</sub>	Read data hold time from HCS_L rising edge		0	ns	_
$t_{rdv} = \begin{bmatrix} HRD_L & falling & edge & to & HDB[15:0] & valid & for \\ Registers & 10 & 10 & 10 \\ HRD_L & falling & edge & to & HDB[15:0] & valid & for \\ Memory & (if & t_{rc} & not & met) &$	HDB[15:0]	t <sub>crdz</sub>	HCS_L rising edge to HDB[15:0] Hi-Z	_	0	ns	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				_		ns	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		<b>L</b> rdv		_	4T+10	ns	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		t <sub>rdd</sub>		_	0	ns	_
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		t <sub>rdyd</sub>	HCS_L falling edge to HRDY driven		0	ns	_
HRDY  t <sub>rrdyl</sub> HWE_L rising edge to HRDY low — 2 Ts —  t <sub>rrdyl</sub> HRD_L falling edge to HRDY low — 2 Ts —  t <sub>rrdyh</sub> HRD_L falling edge to HRDY high — 8T + Ts —  11  t <sub>rdyh</sub> HRDY high to HCS_L falling/E rising edge 5 — ns —			HCS_L rising edge to HRDY Hi-Z	_	0	ns	_
HRDY  t <sub>rrdyl</sub> HRD_L falling edge to HRDY low   t <sub>rrdyh</sub> HRD_L falling edge to HRDY high   t <sub>rdyh</sub> HRDY high to HCS_L falling/E rising edge  5   ns				_	2	Ts	_
t <sub>rrdyh</sub> HRD_L falling edge to HRDY high — 8T + Ts — 11    t <sub>rdyh</sub> HRDY high to HCS_L falling/E rising edge 5 — ns —	HRDY		HRD_L falling edge to HRDY low	_	2	Ts	_
t <sub>rdyh</sub> HRDY high to HCS_L falling/E rising edge 5 — ns —	711 (1)		HRD_L falling edge to HRDY high	_		Ts	_
4 — 1 UUUU		t <sub>rdyh</sub>	HRDY high to HCS_L falling/E rising edge edge	5		ns	_

<sup>1.</sup> Ts = system clock period



# 8.2 I<sup>2</sup>C Master and Slave Timing

Figure 8-7. Definition of Timing for I<sup>2</sup>C Interface





Table 8-3. I<sup>2</sup>C AC Characteristics

Symbol	Parameter	Min.	Max.	Unit
$f_{SCL}$	SCL clock frequency	1	400	kHz
t <sub>HD;STA</sub>	Hold time (repeated) START condition. After this period, the first clock pulse is generated	0.6		us
$t_{LOW}$	LOW period of the SCL clock	1.3	_	us
t <sub>HIGH</sub>	HIGH period of the SCL clock	0.6		us
t <sub>SU;STA</sub>	Set-up time for a repeated START condition	0.6	_	us
t <sub>HD;DAT</sub>	Data hold time	0	0.9	us
t <sub>SU;DAT</sub>	Data set-up time	100	-	ns
$t_r$	Rise time of both SDA and SCL signals	20+0.1C <sub>b</sub>	300	ns
$t_{f}$	Fall time of both SDA and SCL signals	20+0.1C <sub>b</sub>	300	ns
$t_{\text{SU;STO}}$	Set-up time for STOP condition	0.6	_	us
t <sub>BUF</sub>	Bus free time between a STOP and START condition	1.3	_	us
C <sub>b</sub>	Capacitive load for each bus line	_	400	pF
$V_{nL}$	Noise margin at the LOW level for each connected device (including hysteresis)	0.1V <sub>DD</sub>	_	V
$V_{nH}$	Noise margin at the HIGH level for each connected device (including hysteresis)	0.2V <sub>DD</sub>	—	V
t <sub>timeout</sub>	Cumulative SCL low timeout limit	3	5	ms



# 8.3 SPI Slave Timing

Figure 8-8. Definition of Timing for SPI Interface




**Table 8-4. SPI AC Characteristics** 

Symbol	Parameter	Min.	Max.	Unit
f <sub>SCLK</sub>	SCKL clock frequency	0	24	MHz
t <sub>START</sub>	CS_N falling to SCLK rising edge	10	_	ns
t <sub>STOP</sub>	SCLK rising to CS_N rising edge	10	_	ns
t <sub>width_h</sub>	SCLK high pulse width	20	_	ns
t <sub>width_l</sub>	SCLK low pulse width	20	_	ns
t <sub>su</sub>	SDI to SCLK setup time	10	_	ns
t <sub>HD</sub>	SDI to SCLK hold time	10	_	ns
t <sub>acc</sub>	SDO access time after SCLK falling edge	_	20	ns



# 8.4 SPI Master Timing

Figure 8-9. Definition of Timing for SPI Master Interface



**Table 8-5. SPI Master AC Characteristics** 


Symbol	Parameter	Min.	Max.	Unit	Symbol
f <sub>SCLK</sub>	SCLK clock frequency	12	<u> </u>	24	MHz
t <sub>START</sub>	CS_N start time (relative to SCLK)		1/(2*f <sub>SCLK</sub> )	_	ns
t <sub>END</sub>	CS_N end time (relative to SCLK)	2		_	ns
t <sub>OH</sub>	Output hold time	0	_	_	ns
t <sub>ov</sub>	Output valid time	_	_	10	ns
t <sub>ISU</sub>	Input data set-up time	9		_	ns
t <sub>IH</sub>	Input data hold time	5	_	_	ns




# 9. Package Information


# LQFP 128(14\*14) Outline Dimensions (For IT8951E/IT8951E-64/IT8951E-64W)

unit: inches/mm









Cumbal	Dime	nsions in i	nches	Din	nensions in	mm
Symbol	Min.	Nom.	Max.	Min.	Nom.	Max.
Α	-	-	0.063	-	-	1.60
A1	0.002	-	-	0.05	-	-
A2	0.053	0.055	0.057	1.35	1.40	1.45
b	0.005	0.007	0.009	0.13	0.18	0.23
С	0.004	-	0.008	0.09	-	0.20
D	0.547	0.551	0.555	13.90	14.00	14.10
E	0.547	0.551	0.555	13.90	14.00	14.10
e		0.016 BSC	•		0.40 BSC	
H <sub>D</sub>	0.624	0.630	0.636	15.85	16.00	16.15
H <sub>E</sub>	0.624	0.630	0.636	15.85	16.00	16.15
با	0.018	0.024	0.030	0.45	0.60	0.75
L <sub>1</sub>		0.039 REF		1.00 REF		
у	-	-	0.004	-	-	0.10
θ	0°	3.5°	7°	0°	3.5°	7°

### Notes:


- 1. Dimensions D and E do not include mold protrusion.
- 2. Dimensions b does not include dambar protrusion.
- 3. Total in excess of the b dimension at maximum material condition.
- 4. Dambar cannot be located on the lower radius of the foot.
- 5. Controlling dimensions: Millimeter
- 6. Reference document: JEDEC MS-026

DI-LQFP128(14\*14)v4



# VFBGA 128(10\*10) Outline Dimensions (For IT8951VG)

unit: inches/mm



Symbol	Dimensions in inches			Dimensions in mm			
Symbol	Min.	Nom.	Max.	Min.	Nom.	Max.	
Α			0.039			0.99	
A1	0.006	0.008	0.010	0.16	0.21	0.26	
A2	0.023	0.026	0.029	0.59	0.66	0.73	
D/E	0.390	0.394	0.398	9.90	10.00	10.10	
D1 / E1	0.354 BSC				9.0 BSC		
е		0.024 BSC			0.6 BSC		
b	0.010	0.012	0.014	0.25	0.30	0.35	
eee		0.006		0.15			
fff		0.003		0.08			
MD/ME		16/16			16/16		

#### Notes:


Controlling dimensions: Millimeter
 Reference document: JEDEC MO-195

DI-VFBGA128(10\*10)v1

# Package Information

## VFBGA 128(10.5\*10.5) Outline Dimensions (For IT8951VG-64)

unit: inches/mm



Symbol	Dimensions in inches			Dimensions in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
А	<del></del>	-	0.039			0.99
A1	0.006	0.008	0.010	0.16	0.21	0.26
A2	0.023	0.026	0.029	0.59	0.66	0.73
D/E	0.409	0.413	0.417	10.40	10.50	10.60
D1 / E1	0.354 BSC			9.0 BSC		
е	0.024 BSC		0.6 BSC			
b	0.010	0.012	0.014	0.25	0.30	0.35
eee	0.006			0.15		
fff	0.002			0.05		
MD/ME	16/16			16/16		

### Notes:

Controlling dimensions: Millimeter
 Reference document: JEDEC MO-195

DI-VFBGA128(10.5\*10.5)v0

www.ite.com.tw 33 IT8951 V0.2.5.2




This page is intentionally left blank.



# 10. Ordering Information

Part No.	Package	DRAM	
IT8951E/EX	LQFP 128L	32Mb	
IT8951VG/EX	VFBGA 128	32Mb	
IT8951E-64/EX	LQFP 128L	64Mb	
IT8951E-64W/EX	LQFP 128L	64Mb	
IT8951VG-64/EX	VFBGA 128	64Mb	

All green components provided are in compliance with RoHS, and Halogen-Free.







This page is intentionally left blank.



# 11. Top Marking Information




e.g. 11 vvv 1007 7 The Seventh week of the y



(YY: Year WW: Week)

e.g. YYWW =  $1507 \rightarrow$  The seventh week of the year 2015







(YY: Year WW: Week)

e.g. YYWW = 1507  $\rightarrow$  The seventh week of the year 2015

# IT8951 (For E Version)







(YY: Year WW: Week) e.g. YYWW = 1507 → The seventh week of the year 2015

#### PARTIES

ITE Tech. Inc. ("Seller") is a company headquartered in Taiwan, Republic of China, and prated under laws of Republic of China, Buyer is a company or an entity, purchasing product from ITE Tech. Inc.

1. ACCEPTANCE OF TERMS
BUYER ACCEPTS THESE TERMS (i) BY WRITTEN ACCEPTANCE (BY PURCHASE
ORDER OR OTHERWISE, OR (ii) BY FAILURE TO RETURN GOODS DESCRIBED ON THE
FACE OF THE PACKING LIST WITHIN FIVE DAYS OF THEIR DELIVERY.

#### DELIVERY

- Selevisia.
   Otherwise specified in the order agreed by Seller, delivery will be made Free Carrier (Incoterms), Seller's warehouse, Science-Based Industrial Park, Hsinchu, Taiwan.
- (b) Title to the goods and the entire risk will pass to Buyer upon delivery to carrier.

  (c) Shipments are subject to availability. Seller shall make every reasonable effort to meet the date(s) quoted or acknowledged; and if Seller makes such effort, Seller will not be liable for any delays

TERMS OF PAYMENT
Terms are as stated on Seller's quotation, or if none are stated, net thirty (30) days Accounts past due will incur a monthly charge at the rate of one percent (1%) per month (or, if less, the maximum allowed by applicable law) to cover servicing costs.

(b) Seller reserves the right to change credit terms at any time in its sole discretion.

# LIMITED WARRANTY Seller warrants that the

4. LIMITED WARRANTY

(a) Seller warrants that the goods sold will be free from defects in material and workmanship and comply with Seller's applicable published specifications for a period of ninety (90) days from the date of Seller's delivery. Within the warranty period and by obtaining a return number from Seller, Buyer may request replacement or repair for defective goods.

(b) Goods or parts which have been subject to abuse (including without limitation repeated or extended exposure to conditions at or near the limits of applicable absolute ratings) misuse, accident, alteration, neglect, or unauthorized repair or improper application are not covered by any warranty. No warranty is made with respect to custom products or goods produced to Buyer's specifications (unless specifically stated in a writing signed by Seller).

(c) No warranty is made with respect to goods used in devices intended for use in applications where failure to perform when properly used can reasonably be expected to result in significant injury (including, without limitation, navigation, aviation or nuclear equipment, or for surgical implant or to support or sustain life) and Buyer agrees to indemnify, defend, and hold harmless Seller from all claims, damages and liabilities arising out of any such uses.

(d) This Paragraph 4 is the only warranty by Seller with respect to goods and may not be modified or amended except in writing signed by an authorized officer of Seller.

(e) Buyer acknowledges and agrees that it is not relying on any applications, diagrams or circuits contained in any literature, and by its conditions Buyer will test all parts and applications under extended field and laboratory conditions. Notwithstanding any cross-reference or any statements of compatibility, functionality, interchangeability, and the like, the goods may differ from similar goods from other vendors in performance, function or operation, and in areas not contained in the written specifications, or as to ranges and conditions outside such specification

DISCLAIMS ANY WARRANTY OR CONDITION OF MERCHANTABILITY OR FITNESS FOR PARTICULAR PURPOSE OR APPLICATION.

5. <u>LIMITATION OF LIABILITY</u>

(a) Seller will not be liable for any loss, damage or penalty resulting from causes beyond its reasonable control, including but not limited to delay by others, force majeure, acts of God, or labor conditions. In any such event, the date(s) for Seller's performance will be deemed extended for a

conditions. In any such event, the date(s) for Seller's performance will be deemed extended for a period equal to any delay resulting.

(b) THE LIABILITY OF SELLER ARISING OUT OF THE CONTRACT OR ANY GOODS SOLD WILL BE LIMITED TO REFUND OF THE PURCHASE PRICE OR REPLACEMENT OF PURCHASED GOODS (RETURNED TO SELLER REGIGHT PRE-PAID) OR, WITH SELLER'S PRIOR WRITTEN CONSENT, REPAIR OF PURCHASED GOODS.

(c) Buyer will not return any goods without first obtaining a customer return order number. (d) AS A SEPARATE LIMITATION, IN NO EVENT WILL SELLER BE LIABLE FOR COSTS OF SUBSTITUTE GOODS; FOR ANY SPECIAL, CONSEQUENTIAL, INCIDENTAL OR INDIRECT DAMAGES; OR LOSS OF USE, OPPORTUNITY, MARKET POTENTIAL, AND/OR PROFIT ON ANY THEORY (CONTRACT, TORT, FROM THIRD PARTY CLAIMS OR OTHERWISE). THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY REMEDY. ESSENTIAL PURPOSE OF ANY REMEDY.

No action against Seller, whether for breach, indemnification, contribution or otherwise, shall (b) Wo duting against Seller, with the rough and the cause of action has accrued, or more than one year after the cause of action has accrued, or more than one year after either the Buyer, user or other person knew or with reasonable diligence should have known of the matter or of any claim of dissatisfaction or defect involved; and no such claim may be brought unless Seller has first been given commercially reasonable notice, a full written explanation of all pertinent details, and a good faith opportunity to resolve the matter.

(f) BUYER EXPRESSLY AGREES TO THE LIMITATIONS OF THIS PARAGRAPH 5 AND TO

(f) BUYER EXPRESSLY. THEIR REASONABLENESS.

6. SUBSTITUTIONS AND MODIFICATIONS
Seller may at any time make substitutions for product ordered which do not materially and adversely affect overall performance with the then current specifications in the typical and intended use. Seller reserves the right to halt deliveries and shipments and alter specifications and prices without notice. Buyer shall verify that the literature and information is current before purchasing.

7. CANCELLATION
The purchase contract may not be canceled by Buyer except with written consent by Seller and Buyer's payment of reasonable cancellation charges (including but not be limited to expenses already incurred for labor and material, overhead, commitments made by Seller, and a reasonable profit)

INDEMNIFICATION
Seller will, at its own expense, assist Buyer with technical support and information in Seller will, at its own experies, assist output with returninea support and information in connection with any claim that any parts as shipped by Seller under the purchase order infringe any valid and enforceable copyright, or trademark, provided however, that Buyer (i) gives immediate written notice to Seller, (ii) permits Seller to participate and to defend if Seller requests to do so, and (iii) gives Seller all needed information, assistance and authority. However, Seller will not be responsible for infringements resulting from anything not entirely manufactured by Seller, or from any combination with products, equipment, or materials not furnished by Seller. Seller will have no

liability with respect to intellectual property matters arising out of products made to Buyer's fications, code, or designs.

Except as expressly stated in this Paragraph 8 or in another writing signed by an authorized

EXCEPT as expressly stated in this Fatagraph of it is allower writing signed by an automized officer, Seller makes no representations and/or warranties with respect to intellectual and/or industrial property and/or with respect to claims of infringement. Except as to claims Seller agrees in writing to defend, BUYER WILL INDEMNIFY, DEFEND AND HOLD HARMLESS SELLER FROM ALL CLAIMS, COSTS, LOSSES, AND DAMAGES (INCLUDING ATTORNEYS FEES) AGAINST AND/OR ARISING OUT OF GOODS SOLD AND/OR SHIPPED HEREUNDER.

9. NO CONFIDENTIAL INFORMATION
Seller shall have no obligation to hold any information in confidence except as provided in a separate non-disclosure agreement signed by both parties.

10. ENTIRE AGREEMENT

(a) These terms and conditions are the entire agreement and the only representations and understandings between Seller and Buyer, and no addition, deletion or modification shall be binding

on Seller unless expressly agreed to in written and signed by an officer of Seller.

(b) Buyer is not relying upon any warranty or representation except for those specifically stated

11. APPLICABLE LAW

The contract and all performance and disputes arising out of or relating to goods involved will be governed by the laws of R.O.C. (Taiwan, Republic of China), without reference to the U.N. Convention on Contracts for the International Sale of Goods or to conflict of laws principles. Buyer agrees at its sole expense to comply with all applicable laws in connection with the purchase, use or sale of the goods provided hereunder and to indemnify Seller from any failure by Buyer to so comply. Without limiting the foregoing, Buyer certifies that no technical data or direct products thereof will be made available or re-exported, directly or indirectly, to any country to which such export or access is prohibited or restricted under R.O.C. laws or U.S. laws or regulations, unless prior authorization is obtained from the appropriate officials and agencies of the government as prior authorization is obtained from the appropriate officials and agencies of the government as required under R.O.C. or U.S. laws or regulations.

12. JURISDICTION AND VENUE

The courts located in Hsinchu, Taiwan, Republic of China, will have the sole and exclusive jurisdiction and venue over any dispute arising out of or relating to the contract or any sale of goods hereunder. Buyer hereby consents to the jurisdiction of such courts.

13. <u>ATTORNEYS' FEES</u> Reasonable attorneys' fees and costs will be awarded to the prevailing party in the event of litigation involving and/or relating to the enforcement or interpretation of the contract and/or any goods sold under it.