

# ETIN35—Manual for RISC-V project

Love Bárány  
love.barany@eit.lth.se

March 2025

## Contents

<b>1</b>	<b>Introduction, description of project, and some general tips</b>	<b>1</b>
<b>2</b>	<b>More detailed requirements per grade level</b>	<b>2</b>
2.1	Grade 3 . . . . .	2
2.2	Grade 4 . . . . .	3
2.3	Grade 5 . . . . .	3
<b>3</b>	<b>Useful material to consider</b>	<b>3</b>
3.1	Basic 5-stage pipeline implementations . . . . .	4
3.2	Computer Organization and Design RISC-V Edition, The Hardware Software Interface . . . . .	4
3.3	Computer Architecture — A Quantitative Approach . . . . .	4
3.4	The RISC-V Reader: An Open Architecture Atlas . . . . .	5
3.5	The RISC-V Instruction Set Manual Volume I: Unprivileged ISA . . . . .	5
<b>4</b>	<b>Instruction chart with grade levels marked</b>	<b>5</b>

## 1 Introduction, description of project, and some general tips

This document provides a more detailed manual regarding the second-phase project *Build your own RISC-V*, for the course ETIN35 IC-project 1 at LTH, Lund University. As the name suggests, the goal of the project is to build or create your own RISC-V processor that implements a subset of instructions and various performance enhancements. Exactly which instructions, and which enhancements, are listed in the next section.

Your pipeline should consist of **5 stages**, be **32-bit**, and have a control unit. It should be able to **receive new programs over a serial link from a computer, to the FPGA** the processor is implemented on. This is done through the **UART** protocol, which can be used with a USB cable. You can find more information about the UART protocol online, for instance **here**.

## 2 More detailed requirements per grade level

This section is accompanied by an annotated RISC-V reference card, where the instructions to implement are marked with a colour per grade level. This chart can be found at the end of this manual, but is also attached as a separate document. For all grade levels, the functionalities listed should be implemented and verified on an FPGA. By implemented, it means that you should be able to synthesize, implement/PnR, and generate a bitstream for the design without issue, and then transfer the bitstream to the FPGA and run it there. By verify, it means that you should be able to run various programs on the FPGA and be able to see that they have worked as expected. The programs should be transferred from a computer via a USB cable, using the UART protocol. The recommended way to verify if your programs are executing correctly is to use the **Integrated Logic Analyzer IP** Vivado comes with by default, **see Xilinx documentation here**. I recommend you place ILAs in your register file, program memory, and data memory, but you can also place them anywhere you want to easily debug.

There are certain **exceptions** that can occur based on the instructions you choose to implement, for instance: division by 0, or an incorrect instruction. Since your processor will not have any operating system to throw the exception at, you don't need to handle them in any particular way other than **freezing the pipeline** for example. Your processor should **give some indication that an exception has occurred**, for instance by turning on a specific LED on the board. It is up to you to decide exactly how you want to do it, an ILA is also fine for instance.

During approvals, I will run various programs that test the instructions and control units, and I will also go through your code and discuss it with you.

At the end of the term, all groups in each project should hold a presentation together, describing what has been done. It is also interesting to bring up differences between implementations here. Finally, a written report should be written where you describe what you've done in the project, where you also discuss why you chose to implement things in certain ways. More information about the presentation and report will come later, but it's a good idea to document your decisions as you go!

### 2.1 Grade 3

The instructions to be implemented are almost all of the ones in the basic integer instruction set RV32I, see the instructions marked in green in the accompanying reference card. Other than that, the following is required:

- Implement hazard detection and forwarding. If a hazard is detected which cannot be forwarded, the pipeline should be stalled.
- You should integrate the serial UART controller into your design. There is a finished controller that is provided to you (see later section), but it is only a controller: it doesn't write programs to your program memory.

- Implement a simple 2-bit saturation counter branch predictor. It should only be based on **local history**. You can decide the size of the branch history table/branch prediction buffer yourselves.

## 2.2 Grade 4

The instructions to be implemented are from the compressed instruction set RV32C, see the instructions marked in orange in the accompanying reference card. Other than that, the following is required:

- The compressed instructions are smaller than the other, so your decoding logic needs to be expanded.
- You should implement a more advanced branch predictor scheme, a 2-level/correlating predictor. There are many, I recommend **gshare**.

## 2.3 Grade 5

The instructions to be implemented are from the multiplication and division instruction set RV32M and the floating point (only single precision) instruction set RV32F, see the instructions marked in red in the accompanying reference card. Other than that, the following is required:

- Here the instructions are the hardest part, as many will take more than one cycle to complete. You therefore need to expand your pipeline to handle multi-cycle operations. Stalling the pipeline is enough.
- Floating point numbers are represented differently, and require their own registers.

**Alternative grade 5:** Instead of implementing instructions from RV32M and RV32F, you can instead implement and verify your design from grade 3 and 4 for ASIC. You should synthesize and PnR, and perform power analysis. You should also create a testbench with serial interface support. Please note that there will another TA who will help you if you choose to take this path.

## 3 Useful material to consider

There is a lot of information available by a quick Google search, of varying quality. There is a lot of good things that can be found, but to facilitate your searching slightly we recommend the following material. You should be able to complete the project solely based on these, but if you need further material there is nothing stopping you from seeking it out on your own!

### 3.1 Basic 5-stage pipeline implementations

A previous PhD student created a basic 5-stage pipeline RISC-V, which you can start out from! It provides the basic building blocks in the forms of various modules which should be expanded, and integrated with new ones. You can start from absolutely zero if you would rather do that, but these can still serve as good inspiration.

The basic RISC-V machines are available on GitHub, implemented in SystemVerilog and VHDL:

- [github.com/masoud-ata/riscv\\_sv](https://github.com/masoud-ata/riscv_sv) (SystemVerilog)<sup>1</sup>
- [github.com/masoud-ata/PH-RISC-V](https://github.com/masoud-ata/PH-RISC-V) (VHDL)

Something to note is that as previously mentioned you should be able to send programs to your RISC-V via UART over USB. The SystemVerilog codebase provides a UART controller, but the VHDL does not. If you choose to use VHDL, you can easily integrate the SystemVerilog file into your project. See for instance *Instantiating Verilog in VHDL*.

### 3.2 Computer Organization and Design RISC-V Edition, The Hardware Software Interface

This book provides implementation details of a RISC-V pipeline, and is extremely useful for this project. The first few chapters introduce some computer architecture concepts, assembly language and instructions, and some arithmetic for computers. The main chapter is Chapter 4 titled *The Processor*, which describes building a pipeline from the ground. The two basic implementations in Subsection 3.1 are based on this chapter. If you choose to start from zero, it is highly recommended that you follow this chapter. Even if you choose to start from the base implementations, you should read through this chapter to understand how the pipelines are implemented.

The remaining chapters are also interesting, but not as relevant to this project. Appendix A goes through basic digital logic design, and Appendix C describes how to go from control description on paper to digital implementations (this could be seen as a quick refresher of the first VLSI course).

This book is available for free through your LU-account. Either go to [lubsearch.lub.lu.se](http://lubsearch.lub.lu.se), log in with your LU-account, and search for the book, or go to this direct link to its page: [handy direct link](#).

### 3.3 Computer Architecture — A Quantitative Approach

This is the book that was used in the Computer Architecture course. It's much more focused on theory than the previous, but that doesn't mean it isn't useful! It is also written by the same authors, Hennessy and Patterson. I would

---

<sup>1</sup>A group has let me know that there are some errors in this implementation, which may be fixed, but discuss among yourselves otherwise!

recommend looking at this one when implementing the various **branch predictors**, since it is more theoretical in nature, and Computer Organization and Design doesn't go into as much detail regarding this. Section C.2 (in the 6th edition) talks of hazards in general, and describes a more simple dynamic branch predictor. Section 3.3 (in the 6th edition) talks about more advanced branch predictors. Section C.3 (in the 6th edition) covers some basic pipeline implementation details, which Computer Organization and Design also covers.

This book is also available for free through your LU-account. The 5th edition is available as an e-book, and various physical libraries around LTH also carry copies of the book. Again, go to [lubsearch.lub.lu.se](http://lubsearch.lub.lu.se) and search for it after logging in with your LU-account. Or, go to this **direct link**.

### 3.4 The RISC-V Reader: An Open Architecture Atlas

This book is also written by Patterson, but Hennessy was not involved with this one (are you starting to see a trend as to who knows their stuff in this field?). This book is great for practical details. It contains more detailed information about all of the instructions that you will implement. Its chapters are divided into the different ISAs, so depending on what grade you're going for you'll need more or less of this book. There are of course other sources for what the different instructions do, however this one is written well in my opinion. Appendix A lists all instructions of RV{I,C,M,F} and more, is easy to search and also explains through more software-like code what each instruction does. The website for this book is [www.riscvbook.com](http://www.riscvbook.com) where you can get free PDFs of the book in Chinese, Spanish, Portuguese, or Korean, but you could also just make a quick google search of the form "*the risc-v reader pdf*" and see what you find! The book is also available on Amazon if you so desire.

### 3.5 The RISC-V Instruction Set Manual Volume I: Unprivileged ISA

Probably the most technical "book" of the bunch. It is similar to the RISC-V Reader in that it lists all instructions, but this document lists *all* the instructions. This is not a document you scroll through leisurely, it is recommended to know what you're looking for and use the search function to find more. You can find it **at this URL**.

## 4 Instruction chart with grade levels marked

Instructions to implement																				
Base Integer Instructions: RV32I and RV64I				RV Privileged Instructions				Optional Multiply-Divide Instruction Extension: RVMD												
Category	Name	Inst	RV32I Inst	RV64I Inst	Category	Name	Inst	RV Inst	Category	Name	Inst	RV Inst	RV64M Inst							
Shifts	Shift Left Logical	R	SLILW	rd, rs1, xval	Trap	Mech-mode trap return	R	MERET	Multiply	Multiply High	R	MULH	rd, rs1, rs2							
	Shift Left Logical Imm	I	SLILW	rd, rs1, xval		Supervisor mode trap return	R	MERET		Multiply High Signed	R	MULHS	rd, rs1, rs2							
	Shift Right Logical	R	SRILW	rd, rs1, xval		Interrupt: Wait for Interrupt	R	WFI		Multiply High Unsigned	R	MULHSU	rd, rs1, rs2							
	Shift Right Logical Imm	I	SRILW	rd, rs1, xval		MMIO Virtual Memory Fence	R	VMFENCE	Divide	R	DIV	rd, rs1, rs2								
	Shift Right Arithmetic	R	SRAIW	rd, rs1, xval	Examples of the 60 RV Pseudoinstructions				Divide	Divide Unsigned	R	DIVU	rd, rs1, rs2							
Shift Right Arithmetic Imm	I	SRAIW	rd, rs1, xval	Branch = 0 (BEO) rs, x0, imm	J	BEQZ	rs, imm	Remainder		R	REM	rd, rs1, rs2								
Shift Right Arithmetic Imm	I	SRAIW	rd, rs1, xval	Jump uses JAL, x0, imm	J	JAL	rd, imm	Remainder Unsigned		R	REMU	rd, rs1, rs2								
Arithmetic	ADD	R	ADDI	rd, rs1, imm	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Atomic Instruction Extension: RVA											
	ADD Immediate	I	ADDI	rd, rs1, imm					Store	Store Word	CS	C.SW	rs1, rs2, imm	Store	Store Word	CS	C.SW	rs1, rs2, imm		
	SUB	R	SUBI	rd, rs1, xval						Store Word SP	Store Word SP	CS	C.SWSP		rs1, imm	Store Word SP	Store Word SP	CS	C.SWSP	rs1, imm
	Subtract Upper Imm	U	SUBI	rd, rs1, xval							Store Word Double	CS	C.FSD		rs1, rs2, imm		Store Word Double	CS	C.FSD	rs1, rs2, imm
	Add Upper Imm to PC	U	AUIPC	rd, imm	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Compressed (TC-40) Instruction Extension: RV32C	Optional Compressed (TC-40) Instruction Extension: RV32C						
Logical	XOR	R	XORI	rd, rs1, xval	Loads	Load Word	CL	C.LW	rd, rs1, imm	Store	Store Conditional	R	SC.W	rd, rs1, xval						
	XOR Immediate	I	XORI	rd, rs1, xval		Load Word SP	CL	C.LWSP	rd, imm		Swap	R	SWAP	rd, rs1, xval						
	OR	R	ORI	rd, rs1, xval		Float Load Word SP	CL	C.FLWSP	rd, imm		Add	R	ADD	rd, rs1, rs2						
	OR Immediate	I	ORI	rd, rs1, xval		Float Load Word	CL	C.FLW	rd, imm		Logical	R	XOR	rd, rs1, rs2						
	AND	R	ANDI	rd, rs1, xval		Float Load Double	CL	C.FLD	rd, rs1, imm		AND	R	AND	rd, rs1, rs2						
Compare	Set <	R	SLTI	rd, rs1, xval	Stores	Store Word	CS	C.SW	rs1, rs2, imm	Min/Max	Minimum	R	MIN	rd, rs1, rs2						
	Set <=	R	SLTI	rd, rs1, xval		Store Word SP	CS	C.SWSP	rs1, imm		Maximum	R	MAX	rd, rs1, rs2						
	Set <= Unsigned	R	SLTIU	rd, rs1, xval		Float Store Word	CS	C.FSW	rs1, rs2, imm		Minimum Unsigned	R	MINU	rd, rs1, rs2						
	Set <= Imm Unsigned	I	SLTIU	rd, rs1, xval		Float Store Word SP	CS	C.FSWSP	rs1, imm		Maximum Unsigned	R	MAXU	rd, rs1, rs2						
	Branch =	R	BNE	rs1, rs2, imm		Float Store Double	CS	C.FSD	rs1, rs2, imm		Two Optional Floating-Point Instruction Extensions: RVF & RVF									
Branches	Branch =	R	BNE	rs1, rs2, imm	Arithmetic	ADD	R	ADDI	rd, rs1, imm	Move	Move from Integer	R	MOV	rd, rs1						
	Branch <	R	BLT	rs1, rs2, imm		ADD Immediate	R	ADDI	rd, rs1, imm		Move to Integer	R	MOV	rd, rs1						
	Branch <=	R	BLTU	rs1, rs2, imm		ADD SP Imm * 4	CIW	C.ADDI4SP	rd, imm		Convert Convert From Int	R	CVT.W.S	rd, rs1						
	Branch <= Unsigned	R	BLTU	rs1, rs2, imm		ADD SP Imm * 4	CIW	C.ADDI4SP	rd, imm		Convert From Int Unsigned	R	CVT.W.S	rd, rs1						
	Branch <= Imm Unsigned	R	BLTU	rs1, rs2, imm		Sub	R	SUBI	rd, rs1, xval		Convert To Int Unsigned	R	CVT.W.S	rd, rs1						
Jump & Link	JAL	R	JAL	rd, imm	Synchronizing	AND	R	ANDI	rd, rs1, xval	Load	Load	R	LW	rd, rs1, xval						
	Jump & Link Register	I	JALR	rd, rs1, xval		AND	R	ANDI	rd, rs1, xval		Store	R	SW	rd, rs1, rs2						
	Synch thread	I	FENCE			OR	R	ORI	rd, rs1, xval		Register	R	LR.W	rd, rs1						
	Synch Inter & Data	I	FENCE.I			OR	R	ORI	rd, rs1, xval		Arithmetic	R	ADD	rd, rs1, rs2						
	Environment CALL	I	ECALL			OR	R	ORI	rd, rs1, xval		Subtract	R	SUB	rd, rs1, rs2						
Control Status Register (CSR)	Read/Write	I	CRRW	rd, csr, xval	Shifts	Shift Left Imm	CI	C.SLLI	rd, rs1, imm	Store	Store	R	SW	rd, rs1, rs2						
	Read & Set Bit	I	CRRS	rd, csr, xval		Shift Right Ar. Imm	CI	C.SRAI	rd, imm		Store	R	SW	rd, rs1, rs2						
	Read & Clear Bit	I	CRRC	rd, csr, xval		Shift Right Log. Imm	CI	C.SRLI	rd, imm		Store	R	SW	rd, rs1, rs2						
	Read/Write Imm	I	CRRWI	rd, csr, xval		Branches Branch0	CB	C.BRZ	rs1, rs2, imm		Store	R	SW	rd, rs1, rs2						
	Read & Set Bit Imm	I	CRRSI	rd, csr, xval		Branches Branch1	CB	C.BRZ	rs1, rs2, imm		Store	R	SW	rd, rs1, rs2						
Loads	Load Byte	I	LB	rd, rs1, xval	Jump	Jump	CJ	C.J	rd, imm	Sign/Inject	Sign source	R	SIGN	rd, rs1, rs2						
	Load Halfword	I	LH	rd, rs1, xval		Jump Register	CJ	C.JR	rd, rs1		Inject	R	INJECT	rd, rs1, rs2						
	Load Word	I	LW	rd, rs1, xval		Jump & Link	CJ	C.JAL	rd, imm		Sign source	R	SIGN	rd, rs1, rs2						
	Load Word Unsigned	I	LWU	rd, rs1, xval		Jump & Link Register	CJ	C.JALR	rd, rs1, xval		Inject	R	INJECT	rd, rs1, rs2						
	Load Word	I	LW	rd, rs1, xval		Optional Compressed Extension: RV64C	Optional Compressed Extension: RV64C	Optional Compressed Extension: RV64C	Optional Compressed Extension: RV64C		Optional Compressed Extension: RV64C	Optional Compressed Extension: RV64C	Optional Compressed Extension: RV64C	Optional Compressed Extension: RV64C	Optional Compressed Extension: RV64C					
Stores	Store Byte	S	SB	rs1, rs2, xval	System Env. BREAK	RV64C	RV64C	RV64C	RV64C	RV64C	RV64C	RV64C	RV64C							
	Store Halfword	S	SH	rs1, rs2, xval										compare Float =	R	FCM	rd, rs1, rs2			
	Store Word	S	SW	rs1, rs2, xval										compare Float <	R	FCM	rd, rs1, rs2			
	Store Word	S	SW	rs1, rs2, xval										compare Float <=	R	FCM	rd, rs1, rs2			
	Store Word	S	SW	rs1, rs2, xval										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA	Optional Atomic Instruction Extension: RVA							
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA	I	LR.W	rd, rs1										compare Float <=	R	FCM	rd, rs1, rs2			
	Optional Atomic Instruction Extension: RVA																			