## ETIN35—Manual for RISC-V project

# Love Bárány love.barany@eit.lth.se

#### March 2025

#### Contents

1	Introduction, description of project, and some general tips											
<b>2</b>	More detailed requirements per grade level											
	2.1	Grade 3	2									
	2.2	Grade 4	3									
	2.3	Grade 5	3									
3	Useful material to consider											
	3.1	Basic 5-stage pipeline implementations	4									
	3.2	Computer Organization and Design RISC-V Edition, The Hard-										
		ware Software Interface	4									
	3.3	Computer Architecture — A Quantitative Approach	4									
	3.4	The RISC-V Reader: An Open Architecture Atlas	5									
	3.5	The RISC-V Instruction Set Manual Volume I: Unprivileged ISA	5									
4	Inst	truction chart with grade levels marked	5									

# 1 Introduction, description of project, and some general tips

This document provides a more detailed manual regarding the second-phase project Build your own RISC-V, for the course ETIN35 IC-project 1 at LTH, Lund University. As the name suggests, the goal of the project is to build or create your own RISC-V processor that implements a subset of instructions and various performance enhancements. Exactly which instructions, and which enhancements, are listed in the next section.

Your pipeline should consist of 5 stages, be 32-bit, and have a control unit. It should be able to receive new programs over a serial link from a computer, to the FPGA the processor is implemented on. This is done through the UART protocol, which can be used with a USB cable. You can find more information about the UART protocol online, for instance here.

### 2 More detailed requirements per grade level

This section is accompanied by an annotated RISC-V reference card, where the instructions to implement are marked with a colour per grade level. This chart can be found at the end of this manual, but is also attached as a separate document. For all grade levels, the functionalities listed should be implemented and verified on an FPGA. By implemented, it means that you should be able to synthesize, implement/PnR, and generate a bitstream for the design without issue, and then transfer the bitstream to the FPGA and run it there. By verify, it means that you should be able to run various programs on the FPGA and be able to see that they have worked as expected. The programs should be transferred from a computer via a USB cable, using the UART protocol. The recommended way to verify if your programs are executing correctly is to use the Integrated Logic Analyzer IP Vivado comes with by default, see Xilinx documentation here. I recommend you place ILAs in your register file, program memory, and data memory, but you can also place them anywhere you want to easily debug.

There are certain exceptions that can occur based on the instructions you choose to implement, for instance: division by 0, or an incorrect instruction. Since your processor will not have any operating system to throw the exception at, you don't need to handle them in any particular way other than freezing the pipeline for example. Your processor should give some indication that an exception has occurred, for instance by turning on a specific LED on the board. It is up to you to decide exactly how you want to do it, an ILA is also fine for instance.

During approvals, I will run various programs that test the instructions and control units, and I will also go through your code and discuss it with you.

At the end of the term, all groups in each project should hold a presentation together, describing what has been done. It is also interesting to bring up differences between implementations here. Finally, a written report should be written where you describe what you've done in the project, where you also discuss why you chose to implement things in certain ways. More information about the presentation and report will come later, but it's a good idea to document your decisions as you go!

#### 2.1 Grade 3

The instructions to be implemented are almost all of the ones in the basic integer instruction set RV32I, see the instructions marked in green in the accompanying reference card. Other than that, the following is required:

- Implement hazard detection and forwarding. If a hazard is detected which cannot be forwarded, the pipeline should be stalled.
- You should integrate the serial UART controller into your design. There is a finished controller that is provided to you (see later section), but it is only a controller: it doesn't write programs to your program memory.

• Implement a simple 2-bit saturation counter branch predictor. It should only be based on local history. You can decide the size of the branch history table/branch prediction buffer yourselves.

#### 2.2 Grade 4

The instructions to be implemented are from the compressed instruction set RV32C, see the instructions marked in orange in the accompanying reference card. Other than that, the following is required:

- The compressed instructions are smaller than the other, so your decoding logic needs to be expanded.
- You should implement a more advanced branch predictor scheme, a 2-level/correlating predictor. There are many, I recommend gshare.

#### 2.3 Grade 5

The instructions to be implemented are from the multiplication and division instruction set RV32M and the floating point (only single precision) instruction set RV32F, see the instructions marked in red in the accompanying reference card. Other than that, the following is required:

- Here the instructions are the hardest part, as many will take more than one cycle to complete. You therefore need to expand your pipeline to handle multi-cycle operations. Stalling the pipeline is enough.
- Floating point numbers are represented differently, and require their own registers.

Alternative grade 5: Instead of implementing instructions from RV32M and RV32F, you can instead implement and verify your design from grade 3 and 4 for ASIC. You should synthesize and PnR, and perform power analysis. You should also create a testbench with serial interface support. Please note that there will another TA who will help you if you choose to take this path.

#### 3 Useful material to consider

There is a lot of information available by a quick Google search, of varying quality. There is a lot of good things that can be found, but to facilitate your searching slightly we recommend the following material. You should be able to complete the project solely based on these, but if you need further material there is nothing stopping you from seeking it out on your own!

#### 3.1 Basic 5-stage pipeline implementations

A previous PhD student created a basic 5-stage pipeline RISC-V, which you can start out from! It provides the basic building blocks in the forms of various modules which should be expanded, and integrated with new ones. You can start from absolutely zero if you would rather do that, but these can still serve as good inspiration.

The basic RISC-V machines are available on GitHub, implemented in SystemVerilog and VHDL:

- github.com/masoud-ata/riscv\_sv (SystemVerilog)<sup>1</sup>
- github.com/masoud-ata/PH-RISC-V (VHDL)

Something to note is that as previously mentioned you should be able to send programs to your RISC-V via UART over USB. The SystemVerilog codebase provides a UART controller, but the VHDL does not. If you choose to use VHDL, you can easily integrate the SystemVerilog file into your project. See for instance Instantiating Verilog in VHDL.

#### 3.2 Computer Organization and Design RISC-V Edition, The Hardware Software Interface

This book provides implementation details of a RISC-V pipeline, and is extremely useful for this project. The first few chapters introduce some computer architecture concepts, assembly language and instructions, and some arithmetic for computers. The main chapter is Chapter 4 titled *The Processor*, which describes building a pipeline from the ground. The two basic implementations in Subsection 3.1 are based on this chapter. If you choose to start from zero, it is highly recommended that you follow this chapter. Even if you choose to start from the base implementations, you should read through this chapter to understand how the pipelines are implemented.

The remaining chapters are also interesting, but not as relevant to this project. Appendix A goes through basic digital logic design, and Appendix C describes how to go from control description on paper to digital implementations (this could be seen as a quick refresher of the first VLSI course).

This book is available for free through your LU-account. Either go to lubsearch.lub.lu.se, log in with your LU-account, and search for the book, or go to this direct link to its page: handy direct link.

#### 3.3 Computer Architecture — A Quantitative Approach

This is the book that was used in the Computer Architecture course. It's much more focused on theory than the previous, but that doesn't mean it isn't useful! It is also written by the same authors, Hennessy and Patterson. I would

<sup>&</sup>lt;sup>1</sup>A group has let me know that there are some errors in this implementation, which may be fixed, but discuss among yourselves otherwise!

recommend looking at this one when implementing the various branch predictors, since it is more theoretical in nature, and Computer Organization and Design doesn't go into as much detail regarding this. Section C.2 (in the 6th edition) talks of hazards in general, and describes a more simple dynamic branch predictor. Section 3.3 (in the 6th edition) talks about more advanced branch predictors. Section C.3 (in the 6th edition) covers some basic pipeline implementation details, which Computer Organization and Design also covers.

This book is also available for free through your LU-account. The 5th edition is available as an e-book, and various physical libraries around LTH also carry copies of the book. Again, go to lubsearch.lub.lu.se and search for it after logging in with your LU-account. Or, go to this direct link.

#### 3.4 The RISC-V Reader: An Open Architecture Atlas

This book is also written by Patterson, but Hennessy was not involved with this one (are you starting to see a trend as to who knows their stuff in this field?). This book is great for practical details. It contains more detailed information about all of the instructions that you will implement. Its chapters are divided into the different ISAs, so depending on what grade you're going for you'll need more or less of this book. There are of course other sources for what the different instructions do, however this one is written well in my opinion. Appendix A lists all instructions of RV{I,C,M,F} and more, is easy to search and also explains through more software-like code what each instruction does. The website for this book is www.riscvbook.com where you can get free PDFs of the book in Chinese, Spanish, Portuguese, or Korean, but you could also just make a quick google search of the form "the risc-v reader pdf" and see what you find! The book is also available on Amazon if you so desire.

# 3.5 The RISC-V Instruction Set Manual Volume I: Unprivileged ISA

Probably the most technical "book" of the bunch. It is similar to the RISC-V Reader in that it lists all instructions, but this document lists *all* the instructions. This is not a document you scroll through leisurely, it is recommended to know what you're looking for and use the search function to find more. You can find it at this URL.

## 4 Instruction chart with grade levels marked

Base Interer Instructions: RV221 and RV421 BY Privingent Instructions to implement Optional Multiply-Divide Instruction Extension: RVM																		
Base Integer Instructions: RV32I							RV Privileged Instructions						ptio.					
Category Name	Fmt		RV32I Base		+RV64I		Category	Name	Fmt	RV mnemonic	Category		Fmt		Multiply-Divide)		+RV64M	
Shifts Shift Left Logical	R	SLL	rd, rsl, rs2	SLLW	rd,rs1,rs2			n-mode trap return	R	MRET	Multiply		R	MUL	rd, rs1, rs2	MULW	rd,rsl,	92
Shift Left Log. Imm.	1	SLLI	rd, rsl, shant		rd,rsl,shamt			visor-mode trap return		SRET		MULtiply High		MULH	rd, rsl, rs2			
Shift Right Logical	R	SRL	rd, rsl, rs2	SRLW	rd,rs1,rs2			Wait for Interrupt	R	WFI	ML	JLtiply High Sign/Uns		MULHSU	rd, rsl, rs2			
Shift Right Log. Imm.	1	SRLI	rd, rsl, shant		rd,rsl,shamt			ual Memory FENCE	R	SFENCE.VMA rsl,rs2	J	MULtiply High Uns	R	MULHU	rd, rsl, rs2			
Shift Right Arithmetic	R	SRA	rd, rsl, rs2	SRAH	rd, rsl, rs2			camples of the 60 I	RV Psei		Divide	DEVide	R	DIV	rd, rsl, rs2	DIVW	rd,rsl,	s2
Shift Right Arith. Imm.		SRAI	rd, rsl, shant		rd,rsl,shamt			= 0 (BEQ rs, x0, imm)	J	BEQZ rs,imm	1	DIVide Unsigned		DIVU	rd, ral, ra2			
Arithmetic ADD	R	ADD	rd, rsl, rs2	ADDW	rd, rsl, rs2			np (uses JAL xθ, imm)	J	J imm		der REMainder		REM	rd, rsl, rs2	REMW	rd,rsl,	
ADD Immediate	1	ADDI	rd, ral, imm		rd,rsl,imm			(uses ADDI rd,rs,0)	R	MV rd,rs		REMainder Unsigned		REMU	rd, rs1, rs2	REMUW	rd,rsl,	92
SUBtract	R	SUB	rd, rs1, rs2	SUBW	rd,rsl,rs2			n (uses JALR x8, 8, ra)	I	RET			0		c Instruction Exter	nsion: RVA		
Load Upper Imm	U	LUI						ssed (16-bit) Instruction Exte				Category Name		RV32A (Atomic)		+RV64A		
Add Upper Imm to PC	U	AUIPO		Categ		Fmt		RVC		RISC-V equivalent	Load	Load Reserved		LR.W	rd, ral	LR.D	rd,rsl	
Logical XOR	R	XOR	rd, rsl, rs2	Loads	Load Word	CL	C.LH	rd',rsl',imm	LW	rd',rsl',imm*4	Store :	Store Conditional		sc.w	rd,rs1,rs2	SC.D	rd,rsl,	
XOR Immediate	1	XORI	rd, rsl, imm		Load Word SP	CI	C.LWSP	rd, imm	LW	rd, sp, imm*4	Swap	SWAP		AMOSWAP.W	rd, rsl, rs2	AMOSWAP.D	rd,rsl,	
OR	R	OR	rd, rsl, rs2		Float Load Word SP	CL	C.FLW	rd',rsl',imm	FLW	rd',rsl',imm*8	Add	ADD		AMOADD.W	rd, rsl, rs2	AMOADD.D	rd,rsl,	
OR Immediate	1	ORI	rd, rsl, imm		Float Load Word	CI	C.FLWSP	rd, imm	FLW	rd, sp, imm*8	Logical	XOR		AMOXOR.W	rd, rsl, rs2	AMOXOR.D	rd, ral,	
AND	R	AND	rd, rsl, rs2		Float Load Double	CL	C.FLD	rd',ral',imm	FLD	rd',rsl',imm*16		AND		AMOAND.H	rd, rsl, rs2	AMOAND.D	rd,rsl,	
AND Immediate		ANDI	rd, rsl, imm		Float Load Double SP	CI	C.FLDSP	rd, imm	FLD	rd,sp,imm*16				AMOOR.W	rd, rsl, rs2	AMOOR.D	rd, ral,	
Compare Set <	R	SLT	rd, rsl, rs2	Stores	Store Word	CS	C.SW	rs1',rs2',imm	SW	rs1',rs2',imm*4	Min/Ma:		R	AMOMIN.W	rd, rsl, rs2	AMOMIN.D	rd,rsl,	
Set < Immediate	I R	SLTI	rd, rel, imm		Store Word SP	CSS	C.SWSP C FSW	rs2,imm rs1'.rs2'.imm	PRW	rs2,sp,imm*4 rs1',rs2',imm*8		MAXimum	R	AMOMAX.W AMOMINU.W	rd, rsl, rs2 rd, rsl, rs2	AMOMAX.D	rd,rsl,r	
Set < Unsigned Set < Imm Unsigned	R	SLTU			Float Store Word Float Store Word SP	CS	C.FSWSP	rs1',rs2',imm	FSW	rs1',rs2',1mm*8 rs2,sp,imm*8		MINimum Unsigned MAXimum Unsigned	R	AMOMINU.W	rd, rs1, rs2 rd, rs1, rs2	AMOMINU.D	rd, rsl, r	
Branches Branch =	B	BEO	ral.ra2.imm		Float Store Word SP	CSS	C.FSD	ral',ra2',imm	FSD	rsl',rs2',imm*16	_				int Instruction Ex			
Branches Branch =		RNE	ral,ra2,imm		Float Store Double SP	CSS	C.FSDSP	ra2.imm	FSD	rs2, sp, imm*16	Category		Te .		)) (SP.DP Fl. Pt.)	tensions. Kvi	+RV64(F1D)	
	В		rsi,rsz,imm	Arithr				rd.ral	ADD	rd.rd.ral		Move from Integer	rmt	FMV.W.X	rd, ral	FMV.D.X		
Branch < Branch ≥	B B	BLT	rs1,rs2,imm rs1,rs2,imm	Arithr	ADD Immediate	CR	C.ADD C.ADDI	rd, rsi rd. imm	ADDI	rd, rd, rs1 rd, rd, imm	Move	Move from Integer Move to Integer	R	FMV.X.W	rd, ral	FMV.X.D	rd,rsl rd,rsl	
Branch < Unsigned	В	BLTU	ral,ra2,imm		ADD SP Imm * 16	CI		SP x0.inm	ADDI	sp,sp,imm*16	Camusant	ConVerT from Int			.ral	FCVT.(S D)		
Branch < Unsigned Branch ≥ Unsigned	В	BGEU	ral,ra2,imm		ADD SP Imm * 16	CIW		PN rd'.imm	ADDI	rd', sp, imm*4		rT from Int Unsigned		FCVT.S.WU rd		FCVT.(S D)		
lump & Link I&L	J	TAT.	rd, imm	1	SUB	CR	C.SUB	rd.ral	SUB	rd, rd, ral	Conve	ConVerT to Int	1.		l ral	FCVT.L.(S)		
Jump & Link Register	,	TAT.B	rd, rsl, imm		AND	CR	C.AND	rd.ral	AND	rd.rd.ral		VerT to Int Unsigned		FCVT.WU.S rd		FCVT.LU.(S		
Synch Synch thread		PENCE		1	AND Immediate	CI	C.ANDI	rd.imm	ANDI	rd, rd, imm	Load	Load	7.		ral.imm		llina Convent	
Synch Instr & Data		FENCE			OR	CR	C.OR	rd.ral	OR	rd.rd.ral	Store	Store	1		.rs2.imm	Register	ABI Name	Saver
Environment CALL		ECALI		1	eXclusive OR	CR	C.XOR	rd.ral	AND	rd.rd.ral	Arithme				ral.ra2	xe xe	zero	Saver
RRFAK	- 1	EBREA			exclusive Oid	CR	C.MV	rd, rsi rd, rsl	ADD	rd, rd, rsi rd, rsl, x0	Arithme	SUBtract			rsi,rsz rsl.rs2	x1	ra	Caller
BHEAK		EDICE	er.	1	Load Immediate	CI	C.LI	rd, rsi	ADDI	rd, rsi, xo rd, x0, imm		MULtiply	R		rsl,rs2	x2	sp I	Callee
Control Status Regis	ter (CSR)	_		1	Load Upper Imm	ci	C.LUI	rd.inm	LUI	rd, inm		DIVide			ral, ra2	x3	gp gp	cunce
Read/Write	1	CSRRE	rd,car,ral		Shifts Shift Left Imm	CI	C.SLLI	rd, inm	SLLI	rd, rd, imm	1	SOuare RooT	R	FSQRT.(S D)	rd, ral	×4	to	
Read & Set Rit	- 1	CSRRS	rd.car.ral		Shift Right Ari, Imm.	CI	C.SRAI	rd.inm	SRAI	rd.rd.imm	Mul-Add			FMADD. (S D)	rd.rsl.rs2.rs3	x5-7	t0-2	Caller
Read & Clear Bit	i	CSRRC	rd,car,rsl		Shift Right Log, Imm.	CI	C.SRLI	rd, inm	SRLI	rd, rd, imm		Multiply-SUBtract		FMSUB. (S D)	rd, rs1, rs2, rs3	×8	s0/fp	Callee
Read/Write Imm	i	CSRRH	II rd.car.imm	Branc	hes Branch=0	CB	C.BEOZ	ral'.imm	BEO	rsl',x0,imm	Negat	ive Multiply-SUBtract		FNMSUB. (S D)	rd, rs1, rs2, rs3	x9	s1	Callee
Read & Set Bit Imm	i	CSRRS	I rd, car, imm		Branch≠0	CB	C.BNEZ	rsl',imm	BNE	rsl',x0,imm		egative Multiply-ADD		FNMADD. (S D)		×10-11	a9-1	Caller
Read & Clear Bit Imm	1	CSRRC	I rd, car, imm	Jump	Jump	CJ	c.J	imm	JAL	x0,imm	Sign Inje	ect SIGN source	R	FSGNJ. (S D)	rd, rsl, rs2	x12-17	a2-7	Caller
		_		1 '	Jump Register	CR	C.JR	rd, ral	JALR	x0,rs1,0		Negative SIGN source	R	FSGNJN. (S D)	rd, rsl, rs2	x18-27	s2-11	Callee
				lump	& Link I&L	CJ	C.JAL	imm	JAL	ra, imm	1	Xor SiGN source	R	FSGNJX. (S D)	rd, rs1, rs2	x28-31	t3-t6	Caller
Loads Load Byte	- 1	LB	rd,rsl,imm	1 '	lump & Link Register	CR	C.JALR	rsl	JALR	ra, rsl, 0	Min/Ma:	× MINimum	R	FMIN. (S D)	rd, rsl, rs2	f8-7	ft8-7	Caller
Load Halfword	i	LH	rd,rsl,imm	Syster	n Env. BREAK	CI	C.EBREAK		EBREA	K	1	MAXimum	R	FMAX.(S D)	rd, rsl, rs2	f8-9	fs0-1	Callee
Load Byte Unsigned	i	LBU	rd,rsl,imm	7,000	+RV64I		-	Optional Compress	ed Ext	ention: RV64C	Compan	e compare Float =		FEQ. (S D)	rd, rsl, rs2	f18-11	fa0-1	Caller
Load Half Unsigned	i	LHU	rd,rsl,imm	LHU	rd, rsl, imm			G2C (except C. JAL. 4 w			1	compare Float <		FLT.(S D)	rd, rsl, rs2	f12-17	fa2-7	Caller
Load Word	í	LW	rd,rsl,imm	LD	rd, rsl, imm			Word (C. ADDW)		ad Doubleword (C.LD)	1	compare Float s		FLE. (S D)	rd, rsl, rs2	f18-27	fs2-11	Callee
Stores Store Byte	s	SB	ral, ra2, imm					m. Word (C.ADDIM)		Doubleword SP (C.LDSP)	Categor	ize CLASSIfy type		FCLASS.(S D)	rd, rsl	f28-31	ft8-11	Caller
Store Halfword	S	SH	ral, ra2, imm					ct Word (C. SUBW)		ore Doubleword (C.SD)		re Read Status		FRCSR	rd	zero	Hardwired zer	
Store Word	s	SW	ral, ra2, imm	SD	rel.re2.imm		JUBUR	ec mora (c. SUBW)		Doubleword SP (C.SDSP)		Read Rounding Mode			rd	ra	Return addres	
Store word	3			_	,				21016		1 '	Read Flags	l a	FRFLAGS	rd	SD.	Stack pointer	-
											1	Swap Status Reg		FSCSR	rd.ral	gp	Global pointer	
		Grade 3										Swap Status Reg wap Rounding Mode		FSRM	rd.ral	tp tp	Thread pointe	
		Grade 4									1 3	Swap Flags			rd.ral		Temporaries	
				Note the	at only single-precision						1	Jeeup Halys	1"				- Inportunes	
		Grade 5	5	floating	point operations should						l		١.	nonur	rd.imm			
				be imple	mented for Grade 5!						Swapi	Rounding Mode Imm	1.	le paner	ru, imm	8-11,fs0-1	Saved register	2

Page