

RISC V
ARM

(ARM - LRM)
MISP32

CPU \rightarrow Hardware \rightarrow High level Programming \rightarrow Compiler \rightarrow Assembly language
 \rightarrow Binary


$a = b + c \Rightarrow$ HLP \rightarrow compiler

$R_1 = a \quad R_2 = b \quad R_3 = c$

ADD R_1, R_2, R_3

Assembly
 \downarrow assembler
Binary

Microarchitecture:-



GPR = General Purpose register
ALU = Arithmetic logical unit
32 bit = instruction Register

PC (Program Controller)

Decoder \Rightarrow control signal (sel in MUX, ALU instruction etc)

\downarrow
Decode

\downarrow
Instruction Register

32 bit IR (SRAM)

0-31 (32 bit)

31:28	27:26	25:20	19-16	15:12	11:0
Cond	OP	Funct	Rn	Rd	Src2
4	2	6	R2 Src1	4	12
			4		4 enough

RISC

(ARM - LRM)

RISC V

MISP32

ARM

CPU \rightarrow Hardware \rightarrow High level Programming \rightarrow Compiler \rightarrow Assembly language
 \rightarrow Binary


$a = b + c \Rightarrow$ HLP \rightarrow compiler

$R_1 = a \quad R_2 = b \quad R_3 = c$

ADD R_1, R_2, R_3

} Assembly
 \downarrow assembler
Binary

Microarchitecture:-



GPR = General Purpose registers
ALU = Arithmetic Logical Unit
32 bit = instruction Register

PC (Program Controller)

Decoder \Rightarrow control signal (sel in MUX
ALU instruction etc)

\downarrow
Decode


\downarrow
instruction Register

32 bit IR (SRAM)

0-31 (32 bit)

31:28	27:26	25:20	19-16	15:12	11:0
Cond	OP	Funct	Rn	Rd	src2
4	2	6	R2 src1	4	12 or enough

Func



Func

$$2^4 = 16$$

Cond & op for more command

~~Cond~~ I \Rightarrow

1 = Immediate
0 = Register

ADD R₁, R₂, R₃ \Rightarrow ~~Immediate~~ ^{Register}

ADD R₁, R₂, #4 \Rightarrow Immediate

everything in 32 bit

\therefore databus is also be 32 bit

\hookrightarrow To send 12 bit we will extend it (using signed bit)

Cond, S \Rightarrow Comparison, overflow etc

CMP R₁, R₂

ADDEQ R₃, R₁, R₂ \parallel if (R₁ == R₂)
R₃ = R₁ + R₂

Cond \Rightarrow EQ, NEQ etc 16 Condition as it is 4 bit size

$$2^4 = 16$$

S = 1 will say condition flag is there or not (set or not set)

SEI DS R₁, R₂, R₃

ADD S R₁, R₂, R₃

Set Condition flag Consider
else ignore.

OP

00 = Data Processing

01 = memory instruction

10 = Branch instruction

B = Branch

BL = Branch & link

Task

Data Processing


$R \rightarrow \text{src2} \rightarrow \text{Register ADD } R_1, R_2, R_3$

I \rightarrow src 2 \rightarrow Value Add $R_1, R_2 \neq W$

RISC (Fixed = 32 bit)


CISC (not fixed)

For $I = 1$ Immediate




rot = rotation scheme

2 bits



For $I = 0$ Register



sh = shift

$sh = \text{shift}$
 $shants = \text{shift amount}$
 $5 = 32 \text{ bit} = 2^5$

 $LSL \rightarrow \infty$

LSR 01


ASR to

RO R

destination R_d = First operand Register

Memory instruction

LDR
STR



Base

Base addressing :- $R \neq \text{value}$ — = Pre indexing

$$\text{STR } R_{11} = \text{STR } (R_3, \#14)$$

STR 211-2421

0 = Add

L	B	Inst
0	0	STR
0	1	STRB
1	0	LDR
1	1	LDRB

P	W	Index mode
0	0	Post-index
0	1	Not supported
1	0	offset
1	1	Pre index

STR R11, [R5], #28

1110	01	4	P	UB	W	L	Rn=5	Rd=11	S9C2
Cond	op	I	P	UB	W	L			
		0	0	0	0	0			

Branch Instruction

31; 29 27; 26 25; 24 23; 0
 Cend | 10 | 11 | 1mm 24
 op → D B
 → 1 B L

GS Jantzen

Condition Flags (CPSR) \Rightarrow Current Program Status Register

31 30 29 28 27:0

N	Z	C	V	...
---	---	---	---	-----

$Z =$ equal to

1110 AL
(None)

Always (ignored)


0000	EQ
0001	NE
0010	CC/HS
0011	CC/LD
0100	MI
0101	PL
0110	VS
0111	VC
1000	HI
1001	LS
1010	GE
1011	LT
1100	GT
1101	LE

equal	\overline{Z}
Not equal	Z
Carry set / unsigned high	C
Carry clear / unsigned low	\overline{C}
minus / negative	N
Plus / positive / zero	\overline{N}
overflow set	V
overflow clear	\overline{V}
unsigned high	$\overline{Z}C$
unsigned lower	$\overline{Z}\overline{C}$
signed $>$	$N \oplus V$
signed $<$	$N \oplus V$
signed $>$	$\overline{Z}C \oplus N \oplus V$
signed \leq	$ZC \oplus N \oplus V$

Register file = 16 Register (32 bit) (GPR)

Data memory = 32×32 | 32 bit
 2^{32} location

Instruction Memory = 32×32 2^{32} location



= 4 byte

0×00000000
 0×00000004

$PC \Rightarrow PC + 4$

$R_{15} \rightarrow PC$

read $\rightarrow PC + 8$ (due to pipelining)

Microarchitecture:

\rightarrow Single cycle

\rightarrow Multi cycle

\rightarrow ~~Multi~~ Pipelining

Instruction Set


ADD, SUB, AND, ORR

STR, LDR

B

— = Bus

WE (Control) = Write enable



111001001

Data Processing

ADD
AND
SUB
ORR

Imm src

0 \rightarrow ext 8 bit
1 \rightarrow ext 12 bit

Branch instruction

R_{15} + 24 bit from instruction

Imm src

00 ext 8 bit
01 ext 12 bit
10 ext 24 bit (signed)