
1300 (ARM-LRM) RISC V MISP32 ARM CPU > Hardword > High level Programing - Xompiler - Assembly Language -> Binory a = b+c => HLP - compiles $R_1 = 0$ $R_2 = 0$ $R_3 = 0$ Assumply ADD R1, R2, B3 Microarchitectura; Controller ALU Instruction instruction (minimal Data nemory CIPR = General Purpose registes ALU = Agithnatic Logical Unit 32 bit = instruction Register PC (Program Controller) Decoder = Control signal (sel in MUX
ALUINSTRUCTION etc Pecode pretoution Register 32 bit IR (SRAM) 0-31 (32 bî+) 31:28 27:26, 25:20, 19-16 15:12 11:0 Rn Rd 15902 cond of Fund \mathbb{F}_2 12 H 4 SRCI & enough 4




1-unc 24:21 Cond top for more command 24 = 16 ADD RIR2 R3 > Immediate 1= 9m nediati 0 = Register ADD R1, R2, # 4 > Immediate everything in 32 bit .; dotabus is also be 32 bit Hy to send 12 bit we will extend it (using signed bit) Cond, 5 => Comparision, overflow etc ADDEA $R_3 R_1 R_2$ $\begin{cases} P_1 & P_2 \\ P_3 = R_1 + R_2 \end{cases}$ Cond => Eq. 10 NEQ etc 16 Condition de 9+ is 4 bit size S=1 N9ll say condition flag is thereon not (set on Notset)? Godes Condition plus Consideral Grelse ignore. SUBS RIRER ADD S RIJR2, R3 9 00=Data Processing 0 = memory instruction 10 = Bornch instruction BL = Brown & link B = Brown ark

M HAND CIL.

Data Processing R >> SYC2 -> Register ADD R, R, R, R, B RISC (Fixed = 32bit) CISC (notfixed) For I = 1 Imediate not = hotation Scheme 4 bits 0000 11116 0011 FOR I = 0 Register 8h = 8hift 9 honts = 8hift ombut 5 = 32 bit = 25LSL 00 LSR OI ASR 10 ROR 11 destination Rd = Firstaperator Reguster Memory instruction STR 25:90 19:16 15:12 11:0 | U B W L Rn Rd | 58C2 31:28 27:28 Bose od obsessing: - R# _ = Pre indeoling STR RII = STR (R3, #14) STR APPENDE

U = Add/Sustract Value for box register toortelu 2 = 1 = Add Index Mode Post -indes 0 0 1 Not Supported B offset 0 0 Pre index 1 10 LDRB STR RII, [R5]#26 Rn=5 Rd=11 UBL WIL 1110 01 UBW 0 P I Cond 0000 0 Bronch Instruction ys Jonton 23:0 31;29 270-26 Inm 24 Cond > 0 B -) 1 B L Condition Flore (CPSR) => (werent Program states right, 31 30 2928 27:0 egyal EQ Z= equal to 0000 Not equal NE 000 colog set/insigned high CS/1+S 0010 com clear unsigned low CC/LO 0011 Minus pregotiva M \mathcal{I} 0100 Plus/ PosiV e/zero PL 0101 overflow set VS overflow clear 0110 Always (ignited) V C urei greshigha 0111 1110 HI ZC 1000 uneignolous signolous (Nove) NOV کسا 1001 NOV (nE 1010 signed < = CNEV LT styled > 1011 GIT ZCME 1100 sized & 1101 LE



Dala Processing Im soc ADD 0 -> ext 8 bit AND 1 > esc+12bil SUB ORR Branch instruction RIS + 24 bit from instruction esct8bit 00 esct 12 bit 01 exct 24 bit (signed) 10