

Sai Govardhan

RESEARCH INTERESTS	Digital Design (ASIC Design and FPGA Prototyping) Computer Architecture (RISC-V)	
CONTACT INFORMATION	saigov14@gmail.com govardhnn.github.io	linkedin.com/in/saigovardhan github.com/govardhnn
EDUCATION	B.Tech in Electronics and Communication Engineering <i>PES University, Bangalore</i> <ul style="list-style-type: none">VLSI SpecializationCGPA: 7.71/10, Capstone: 10/10	2019 - 2023
EXPERIENCE	CPU Design and Verification Intern <i>InCore Semiconductors, Chennai</i>	July 2023 - Present
	VLSI Design Intern <i>International Institute of Information Technology, Bangalore</i>	Jan 2023 – June 2023
	Hardware Accelerator Research Intern <i>Centre for Innovation and Entrepreneurship, PES University</i>	Jan 2023 – June 2023
	Electronics Research Intern <i>OrbitAID Aerospace, Indian Institute of Science, Bangalore</i>	Sept 2022 – Dec 2022
	Project Intern - FarmBot <i>Center for Internet of Things, PES University</i>	June 2021 – Sept 2021
TEACHING	Embedded Firmware Development with UEFI <i>Student Teaching Assistant, PES University</i>	
	Synthesis, Physical Design and Timing Analysis of Digital Circuits <i>Student Teaching Assistant, PES University</i>	
	Digital System Design <i>Student Teaching Assistant, PES University</i>	
PUBLICATIONS	Low Power Multidimensional Sorters using Clock Gating and Index Sorting Samahith S A, Sai Govardhan, Manogna R, Hitesh D, Dr. Sudeendra Kumar K In the IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT), July 2023 [Paper Link]	
CERTIFICATIONS	Advanced Computer Architecture <i>NPTEL Online Certification</i>	
	Genus Synthesis Solution with Stylus Common UI v21.1 <i>Cadence Digital Badge Programme</i> [Credly Link]	
	Low-Power Synthesis Flow with Genus Stylus Common UI v21.1 <i>Cadence Digital Badge Programme</i> [Credly Link]	

Conformal Equivalence Checking v22.1
Cadence Digital Badge Programme [[Credly Link](#)]

Basic Static Timing Analysis v2.0
Cadence Digital Badge Programme [[Credly Link](#)]

Tempus Signoff Timing Analysis and Closure v21.1
Cadence Digital Badge Programme [[Credly Link](#)]

Fundamentals of IEEE 1801 Low-Power Specification Format v8.0
Cadence Digital Badge Programme [[Credly Link](#)]

Cadence RTL-to-GDSII Flow v4.0
Cadence Digital Badge Programme [[Credly Link](#)]

Joules Power Calculator v21.1
Cadence Digital Badge Programme [[Credly Link](#)]

AWARDS

Won the Certificate of Appreciation
Was one of the six recipients of the appreciation award for the graduating batch of BTech ECE at PES University, for my contributions to the VLSI Domain

Won 2nd place at the Hackezee Hackathon
For the IoT and sensors project- 'Gesture Controlled Rescue Vehicle' in the flagship hackathon organized by the ECE Department PESU

Won 3rd place at the Gutsy Entrepreneur 2.0 Contest
For the EmoBuild (Emotional Intelligence - Build Platform) business idea and prototype app design at the 14-day hackathon organized by CIE PESU

Won 2nd place at Pioneer
The Business Modelling Contest, by presenting creative strategies for existing businesses navigating the pandemic, in an event organized by CIE PESU

Distinction Awards for the I, II, V and VI semesters
by the ECE Department, PES University

Won the Most Disciplined Outgoing Student award
at Presidency School, Nandini Layout