

## Sai Govardhan

---

RESEARCH INTERESTS	Digital Design (ASIC Design and FPGA Prototyping) Computer Architecture (RISC-V)	
CONTACT INFORMATION	saigov14@gmail.com govardhnn.github.io	linkedin.com/in/saigovardhan github.com/govardhnn
EDUCATION	<b>B.Tech in Electronics and Communication Engineering</b> <i>PES University, Bangalore</i> <ul style="list-style-type: none"><li>VLSI Specialization</li><li>CGPA: 7.71/10, Capstone: 10/10</li></ul>	2019 - 2023
EXPERIENCE	<b>CPU Design and Verification Intern</b> <i>InCore Semiconductors, Chennai</i>	July 2023 - Present
	<b>VLSI Design Intern</b> <i>International Institute of Information Technology, Bangalore</i>	Jan 2023 – June 2023
	<b>Hardware Accelerator Research Intern</b> <i>Centre for Innovation and Entrepreneurship, PES University</i>	Jan 2023 – June 2023
	<b>Electronics Research Intern</b> <i>OrbitAID Aerospace, Indian Institute of Science, Bangalore</i>	Sept 2022 – Dec 2022
	<b>Project Intern - FarmBot</b> <i>Center for Internet of Things, PES University</i>	June 2021 – Oct 2021
TEACHING	<b>Embedded Firmware Development with UEFI</b> <i>Student Teaching Assistant, PES University</i>	
	<b>Synthesis, Physical Design and Timing Analysis of Digital Circuits</b> <i>Student Teaching Assistant, PES University</i>	
	<b>Digital System Design</b> <i>Student Teaching Assistant, PES University</i>	
PUBLICATIONS	<b>Low Power Multidimensional Sorters using Clock Gating and Index Sorting</b> Samadhith S A, <b>Sai Govardhan</b> , Manogna R, Hitesh D, Dr. Sudeendra Kumar K In the IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT), July 2023 [Paper Link]	
SKILLS		
PROJECTS		
CERTIFICATIONS	<b>Advanced Computer Architecture</b> <i>NPTEL Online Certification</i>	
	<b>Genus Synthesis Solution with Stylus Common UI v21.1</b> <i>Cadence Digital Badge Programme</i> [Credly Link]	

**Low-Power Synthesis Flow with Genus Stylus Common UI v21.1**      date  
*Cadence Digital Badge Programme* [[Credly Link](#)]

**Conformal Equivalence Checking v22.1**      date  
*Cadence Digital Badge Programme* [[Credly Link](#)]

**Basic Static Timing Analysis v2.0**      date  
*Cadence Digital Badge Programme* [[Credly Link](#)]

**Tempus Signoff Timing Analysis and Closure v21.1**      date  
*Cadence Digital Badge Programme* [[Credly Link](#)]

**Fundamentals of IEEE 1801 Low-Power Specification Format v8.0**      date  
*Cadence Digital Badge Programme* [[Credly Link](#)]

**Cadence RTL-to-GDSII Flow v4.0**      date  
*Cadence Digital Badge Programme* [[Credly Link](#)]

**Joules Power Calculator v21.1**      date  
*Cadence Digital Badge Programme*

AWARDS

**award**      date  
*by*

**award**      date  
*by*