Sai Govardhan



I'm a B.Tech ECE senior at PES University, Bangalore, with a VLSI specialization and a passion for Digital Design, Verification and Computer Architecture.

CONTACT <u>saigov14@gmail.com</u> <u>github.com/govardhnn</u>

INFORMATION saigovardhanmc@pesu.pes.edu linkedin.com/in/saigovardhan

+91 6360222109 govardhhn.github.io

EDUCATION B.Tech in Electronics and Communication Engineering,

2019 - 2023

PES University, RR Campus, Bangalore

VLSI Specialisation (NiCE Domain) | 7.59 CGPA upto VII SEM

EXPERIENCE VLSI Design Intern,

Jan 2023 – present

International Institute of Information Technology, Bangalore

Working under Dr. G N Srinivasa Prasanna on the Ganaka Architecture and I'm part of

the Neuromorphic Computing research group.

Research Intern (Hardware Acceleration),

Jan 2023 – present

Centre for Innovation and Entrepreneurship, PES University

Implemented Architectures for Hardware Acceleration on the Intel Cyclone DE10 FPGA

board under the guidance of Prof. Sathya Prasad. [GitHub: DE10 FPGA]

Electronics Intern, Sept 2022 – Dec 2022

OrbitAID Aerospace, Indian Institute of Science, Bangalore

(Work bound by Non-Disclosure Agreement)

Project Intern - FarmBot,

June 2021 - Oct 2021

Center for Internet of Things, PES University

Was the ECE domain in-charge of the farming automation bot which used CNC

principles for watering and detecting plants. [GitHub: farmbot-pesu]

PROJECTS Fault Tolerant RISC-V Processor Design

2023 - present

Guiding a Fault Tolerant RISC-V Processor team designing novel fault correction techniques using approximate computing and submodule level hardware redundancy.

Advisor: Dr. Rashmi Seethur

Low Power Hardware Accelerator for Multidimensional Data Sorting

2022 - 2023

Designed novel multi-dimensional hardware sorting architectures to provide efficient sorting of data, and analysed them with their low power variants using index sorting and clock gating (Total of 14 implementations at 50MHz).

Verification done using SystemVerilog Layered Testbench with 98% coverage.

[GitHub: Low Power Multidimensional Sorters] | Advisor: Dr. Sudeendra Kumar K

Other Projects on GitHub:

[RISC V Single Cycle Processor] [RISC V Assembly Programs] [SPEC CPU 2017]

PUBLICATIONS

Low Power Multidimensional Sorters using Clock Gating and Index Sorting

Samahith S A, Sai Govardhan, Manogna R, Hitesh D, Dr. Sudeendra Kumar K

(Accepted by IEEE CONECCT)

TEACHING EXPERIENCE

Student Teaching Assistant,

KPERIENCE PES University

Embedded Firmware Development with UEFI

2023

 $\label{thm:condition} \textbf{Used TianoCore's EDKII platform to demonstrate the UEFI shell basics on QEMU.}$

[GitHub: <u>UEFI_AHP</u>] | Advisor: Dr. Sudeendra Kumar K

	2023
ded analysis	
he Cader	2022 nce
ni Seethur	
sis,	
	2021
kathon	2021
	2020
in the	

Synthesis, Physical Design and Timing Analysis of Digital Circuits

Implemented HDL to Floorplan demos on the Mentor Oasys tool, and guided analysis on physical design characteristics and timing analysis.

[Manual: bit.ly/mentorlabpesu] | Advisor: Dr. Sudeendra Kumar K

• Digital System Design

Was responsible for implementing Advanced Digital Design concepts on the Cadence Tools from RTL to GDSII, with hands-on projects for 190+ students.

[GitHub: DSD AHP] [Manual: bit.ly/cadencelabpesu] | Advisor: Dr. Rashmi Seethur

SKILLS

Digital Design (ASIC Design and FPGA Prototyping), Static Timing Analysis, Synthesis,

Equivalence Checking,

Verification: Functional and Formal Verification (Assertions), Coverage

Computer Architecture (RISC-V)

Programming Languages: Verilog, SystemVerilog, C Programming, Python.

Tools: Cadence (NCSim, Genus, Tempus, Incisive Metrics Center, Conformal LEC),

Mentor (Oasys, QuestaSim), Xilinx Vivado, Intel Quartus Prime.

Benchmarking: SPEC CPU 2017

CERTIFICATIONS

NPTEL Online Certification

Advanced Computer Architecture (<u>Link to Certificate</u>)

Cadence Digital Badge Programme

(Link to all badges: http://www.credly.com/users/sai-govardhan/badges)

- Genus Synthesis Solution with Stylus Common UI v21.1
- Low-Power Synthesis Flow with Genus Stylus Common UI v21.1
- Conformal Equivalence Checking v22.1
- Basic Static Timing Analysis v2.0
- Tempus Signoff Timing Analysis and Closure v21.1
- Fundamentals of IEEE 1801 Low-Power Specification Format v8.0
- Cadence RTL-to-GDSII Flow v4.0
- Joules Power Calculator v21.1

AWARDS

Won 2nd place at the Hackezee Hackathon,

For the project- Gesture Controlled Rescue Vehicle in the electronics hackathon organized by the ECE Department PESU.

Won 3rd place at the Gutsy Entrepreneur 2.0 Contest,

For the EmoBuild (Emotional Intelligence – Build Platform) business idea, in the hackathon organized by CIE PESU.

Won 2nd place at Pioneer,

2020

The Business Modelling Contest organized by CIE PESU

Distinction Awards for the I, II, V, VI and VII semesters

2019 - 2023

Won the Most Disciplined Outgoing Student award,

2017

Presidency School, Nandini Layout.