

①

On Desktop → Vivado 2017.4 → Double click to open

Quick Start → create project → Next →

New project → project name: project\_today

project location: /home/student → Next

Project type: RTL project → Next

Add sources: create file → File type: Verilog

File name: Andgate

File location: local to project

→ OK

Name: Andgate.v → ~~create file~~ Next → Next

→ Product category: All

Family: Artix-7

Package: CPG236

Speed grade: -1

Temp grade: All remaining

part: xc7a35t-cpg236-1

→ Next

New project summary: It will give the summary of whatever is been selected → finish

Define module: Module name: Andgate

I/O port definitions:

port name direction

A input

B input

Y output

→ OK

Project Manager - project today

project summary  
Top module name: Andgate (2)

Sources (window)

↳ design sources

∴ Andgate (Andgate.v) ← double click

Andgate.v

```
module Andgate (input A, input B, output Y);  
    output Y;  
    assign Y = A & B;  
endmodule
```

→ ctrl S or Save

Sources

↳ simulation sources → right click → Add sources →

Add sources → ① Add or create simulation sources → Next

create file → File type: verilog

File name: Andgate\_tb

File location: local to project

↳ OK → Finish

Module name: Andgate\_tb → OK → Yes

Sources: ↳ simulation sources

↳ Sim1

↳ ∴ Andgate (Andgate.v)

double click on → Andgate\_tb (Andgate\_tb.v)

Andgate\_tb.v

```
module Andgate_tb (
```

```
    reg A, B;
```

```
    wire Y;
```

```
    Andgate dut (A, B, Y);
```



```
    initial  
    begin
```

```
        A=0; B=0;
```

```
        #5 A=0; B=1;
```

```
        #5 A=1; B=0;
```

```
        #5 A=1; B=1;
```

```
    end
```

```
endmodule
```

{ x10: dut (device under test)  
 #5: delay of time

→ Save

## Flow Navigator

↳ RTL Analysis


↳ Open elaborated design → OK

## Flow Navigator

↳ RTL Analysis

↳ Schematic

## Schematic



This is the  
RTL schematic of  
AND gate

## Flow Navigator

↳ Simulation

↳ Run simulation → Run Behavioral  
simulation

We will get the window where we can see and verify the  
waveform for 2 i/p AND gate

## Flow Navigator

↳ Synthesis

↳ Run synthesis

Synthesis completed

↳ ⓐ open synthesized design → OK

## Flow Navigator

↳ Synthesis

↳ Schematic

We will get the technology schematic of AND gate

ⓐ ⓐ single click on technology schematic

cell properties

↳ Truth table → we can see the truth table  
of 2 i/p AND gate

On right most top → I/O planning

Select I/O ports

↳ double click on scalar ports

Scalar ports

A IN R2 LVCMOS33

B IN T1 LVCMOS33

Y OUT L1 LVCMOS33

R2 & T1 → pin Number of first two inputs onboard

L1 → Number of first ~~of~~ LED o/p.

↳ click (Save) → OK

Save Constraints:

File type: XDC (Xilinx Design constraint file)

File name: Andgate.xdc

File location: local to project → OK

Synthesized design:

Sources

↳ Constraints

↳ Constr-1(1)

↳ Andgate.xdc (target)

↑  
double click to get  
xdc file

xdc file will show the i/p & o/p pins selected onboard.

Flow Navigator

↳ Implementation

↳ Run implementation → Yes



Connect The BASYS 3 board to cpu  
switch on the board

Implementation completed

- ↳ ① Generate Bitstream → OK  
Bitstream Generation successfully completed
- ↳ ② Open Hardware Manager → OK

Hardware manager

- ↳ open target ~~→ opt~~ ~~clock~~  
↳ Auto connect

Hardware Manager

- ↳ program device  
↳ select the Andgate.bit file  
↳ program

Verify the o/p on board using selected  
input switches & o/p LED's.

To create one more file under the same project :

close the hardware manager

Remove the .xdc files already created as:

Sources

↳ Constraints

↳ Constrs\_1

↳ Andgate.xdc (target)

right click on Andgate.xdc (target)

↳ Remove file from project → OK

only do for any other .xdc files.

close synthesized design

close elaborated design

close the main prog & test bench

Project Manager - project - today

Sources

↳ Design sources → right click → Add source

Add sources:

↳ ① Add or create design sources  
↳ Next

~~Add~~ → create file → file type: verilog

File name: ~~Orgate~~ Orgate

File location: local to project

↳ OK

Name: Orgate.V → Finish

Define module: module name: Orgate

A    I/P

B    I/P

Y    O/P    ↳ OK

Project Manager - project\_today

Sources

↳ Design sources

↳ ∴ Andgate (Andgate.v)

Orgate (Orgate.v)

right click on Orgate (Orgate.v) → set as top

→ Design sources

↳ ∴ Orgate (Orgate.v)

Andgate (Andgate.v)

i.e. Orgate is set as the top module which can be seen in the project summary as:

Top module name: Orgate

double click on ∴ Orgate (Orgate.v)

Orgate.v

assign  $y = A/B$ ; → Save

Sources ↳ simulation sources → right click → Add sources →

Add source → ① Add or create simulation sources → Next

Create file → File type: Verilog

File name: Orgate\_tb

File location: local to project

↳ OK → Finish

Module name: Orgate\_tb → OK → Yes

Sources

↳ simulation sources

↳ Sim 1

↳ ∴ Andgate\_tb

Orgate\_tb

right click on Orgate\_tb → set as top

↳ ∴ Orgate\_tb (Orgate\_tb.v) → double click

new test bench file

## Program to verify the truth table of all basic and universal gates

(8)

port name    direction    Bus    MSB    LSB

A, B            i/p

Y            o/p            ✓            7            0             $\rightarrow$  ok

```
Module Allgates (input A, B, output [7:0] Y);
```

```
    assign Y[0] = A & B;            AND gate
```

```
    assign Y[1] = A | B;            OR gate
```

```
    assign Y[2] = ~A;            NOT gate
```

```
    assign Y[3] = A ^ B;            XOR gate
```

```
    assign Y[4] = ~(A & B);        NAND
```

```
    assign Y[5] = ~(A | B);        NOR
```

```
    assign Y[6] = ~(A ^ B);        XNOR
```

```
    assign Y[7] = A;            Buffer
```

```
endmodule
```

### Allgates\_tb.v

```
Module Allgates_tb ();
```

```
    reg A, B;
```

```
    wire [7:0] Y;
```

```
    Allgates dut(A, B, Y);
```

```
    initial
```

```
    begin
```

```
        A = 0; B = 0;
```

```
        #5 A = 0; B = 1;
```

```
        #5 A = 1; B = 0;
```

```
        #5 A = 1; B = 1;
```

```
    end    endmodule
```



## Scalar ports

(9)

A i/p R2

LVCN0833

B i/p T1

Y[0] ~~OP~~ OUT L1

LVCN0833

Y[1] OUT P1

Y[2] OUT N3

Y[3] OUT P3

Y[4] OUT U3

Y[5] OUT N3

Y[6] OUT V3

Y[7] OUT V13

~~Flow~~

Note:

Flow Navigator

↳ Synthesis

↳ Report utilization

↳