L. Nept On Destratop -> Vivade 2017.4 - Double click the apen Quick Start -> create gregect -> Next -> proped becation: / home / student New project - project, name: project today

Broyled type: ORTL profeet 13 Newst

file hordion: bord to jorged Add sources: (reate tibe 75 File syge: verillog file name: And gate 7 ok

Mame: Andyston - accepted the Newt - Next Ly product edegary: All Family: Assir-7 Temp grade: All remaining package: cpg236 speed grade: -1

New profect summary: It will give the summary of whatever its been relected Ly Linish Ly Newt

past: xc + a 35 + cpg 236-1

ought LOK Define module. Hedule name: Andgate part name wineestion 10 port dynitions: input went

Top module name: Andgate project Manager - project today Sources (Window) Ly Derign sources ∴ Andgate (Andgate V) ← double click module Andgate (input A, input B, output Y); axign Y= A & B; endmodule -> ctrl S or Save Sources Simulation sources -> right click -> Add sources -> Add sources - O Add or create simulation sources - Next create tile I, file type: verilog File name: Andgate-tb File location: bocal to project 40k - Finish Modulo name: Andgate_tb -> OK -> Yes Sources: 4 simulation sources 4 sim 1. Andgate (Andgate.V) double click on -> Andgate_tb (Andgate_tb.V) Andgate-tb.V xiocidud (device initial module Andgate-tb (); under test) begin #5: delay & A=0; B=0; reg A, B; #5 A=0; B=1; Nine Y; Andgate dut (A,B,Y); #5 A=1; B=0; #5 A=1, B=1; enomodule - save

Flow Marigator Ly RTL Analysis 15 open elaborated design - ok flow Mavigator RTL Analysis Schimatic This is The Schematic & 30 DO Y RTI rechimatic & AND gate RTL-AND flow Marigator Li Simulation Lun Simulation > Run Behavioral he tile get the window where we can see and verify the wareform for 2 ilp AND gate flow Marigator Synthesis Li Run Lynthesis Synthesis completed 4 @ open synthesized derign - Jok flow Marigator
Ly Synthesis
Ly Schematic we will get the technology schematic of AND gate @ o single click on technology schematic cell properties Truth table -> we can see The Truth table & 2 ilp AND gate

for analyt most to	4
on ought mod top -> Ito planning	
Select I/o ports	
de la double click on scalar posts	
Scalar ports	
A IN R2 LYCHOS33	
B IN T1 LYCHOS33	
Y OUT L1 LYCHOS33	
22 & TI -> pino Number & loop first two inputs on board	L
LI -> Number & first of LED Olp.	
4 ctus (some) -> Ok	
Save contraints:	
Save Contraints: File type: XDC (xylinx Design contraint tile)	
File nami: Andgate + xdc	
al location lead to project -> OK	
Syntherized derign: Sources Sources Constraints = Conetr-1(1) Ly Andgate rade (Harget)	
sources constraints	
Gondr-1(1)	
double click to get xdc file	
xac file will show the pails solp pins selected on board	7
chain xhariantor	
flow Mavigator 4 Implementation 15 Pun implementation - Yes	
4 Implementation Ls Run implementation - yes	

Comect The BASYS 3 board to CPU
Switch on The board

Tryphomentation completed

Ly @ Generate Bitstream -> OK

Bitstream Generation successfully completed

Ly @ Open Hardware Manager

Ly Open Hardware

Hardware Manager

Li powgram device

Li select the Andgate bit file

Li powgram

Lis powgram

Charcasity The all on board wing selected

The verify the off on board ming selected input revolutes & ofp LED's.

To create one move tile under the same project : chose The Hardware manager Remove the .xdc files already created as: Sources Ly Constrainte 4 Constra-1 → Andgate.xdc (target) right dick on Andgate vade (taget) Ly Remove file from project - s Ok ruly do for any other .xdc tiles. close synthesized design chose elaborated derign close the main prog & lett bench project Manager - project-teday Sources Ly Design Lources - right click - Add source Add sources: is 0 Add or create design sources Allko s create file - s file type: verilog File nami: Organte Organe File Location: local to project LJ OK Name: Orgale, V - Finish Define module: produle name: Orgale 13 OK

Project Manager - project today Sources Design sources Ls .: Andgate (Andgate · V) Orgate (Orgate.V) right click on Orgate (Orgate V) -> set as top Ls ... Orgate (Orgate, V) -> Design sources Andgale (Andgale (V) in Organ is set as The top module which can be seen in the project summary as: Top module nami: Orgate double click on .. Orgate (Orgate. V) Orgale V awign Y= A/B; -> Save Sources Ly simulation sources - s right click -> Add sources -> Add source -> @ Add or create simulation sources-s N-1xt create tile a file type: voridog file name: Orgate-th File Location: Local to project Lok - Finish Module name: Orgale to + OK -> Yes Sources Simulation sources Sim 1 Andgale th Orgalo-th right click on Orgate-Ib - set astop . Orgale-th (Orgale-th, V) -> double Chick with tell bench tile

Program to verify the truth table of all basic and universal gates part name Direction Bus MSB LSB A,B ilp Owok 0/2 Module Allgates (input A,B, output [7:0] Y); assign Y[0] = A&B; Ans gate assign Y[1]: A|B; OR gate assign 4[2]: "~A; Noor gate allign y[3]: AB; xor gate MAND assign 1[4]: ~ (A&B); NOR anign y(5): ~ (AIB); XNOR assign y [6]: ~ (AB); Buffer assign Y[7]= A; endmodule Allogates-tb.V Module Allgales_ tb (); reg AiB's Nige [7:0] Y; Allgates dut (A,B,Y); inital begin A=0; B=0; #5 A=0; B=1; 115 ACI; BEOS #5 1113 13213 end endmodelle

V13

Flore

Note:

[F]Y

flow Mavigatol

OUT

Les Synthesis
Les Report UKUzation