



Lab 1 output simulations:  
RTL





## Simulation- behavioural simulation



## Output Matched Message!

```
# }
# }
# run 200ns
LED output matched at          60
LED output matched at         120
LED output matched at         180
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1371.840 ; gain = 11.258
save_wave_config (C:/Users/Govardhan/Desktop/vivado-fpga/vivado-fpgal/lab1_tb_behav.wcfg)
```


## Synthesised Design



Utilisation table for Basys 3 Board


Utilization			
Post-Synthesis   Post-Implementation			
Graph   Table			
Resource	Estimation	Available	Utilization %
LUT	3	63400	0.01
IO	16	210	7.62

## Schematic



Lab 2 Outputs

RTL Design



## Noise Report

Tcl ConsoleMessagesLogReportsDesign RunsNoise

SummaryMessages (1)I/O Bank DetailsLinks

## Timing Report


Tcl Console	Messages	Log	Reports	Design Runs	Timing
General Information	Timer Settings		Design Timing Summary		
Design Timing Summary					
Clock Summary (2)					
Check Timing (1)					
Intra-Clock Paths					
Inter-Clock Paths					
Other Path Groups					
User Ignored Paths					
Unconstrained Paths					
Setup	Hold	Pulse Width			
Worst Negative Slack (WNS): 4.076 ns	Worst Hold Slack (WHS): -1.535 ns	Worst Pulse Width Slack (WPWS): 4.500 ns			
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): -3.062 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns			
Number of Failing Endpoints: 0	Number of Failing Endpoints: 2	Number of Failing Endpoints: 0			
Total Number of Endpoints: 104	Total Number of Endpoints: 104	Total Number of Endpoints: 49			
Timing constraints are not met.					

>>TIMING CONSTRAINTS NOT MET

## Utilization


Tcl Console	Messages	Log	Reports	Design Runs	Utilization	Timing
Hierarchy						
<div> <div>Hierarchy</div> <div>Summary</div> <div> <div>Slice Logic</div> <div> <div>Slice LUTs (&lt;1%)</div> <div>LUT as Logic (&lt;1%)</div> <div> <div>Slice Registers (&lt;1%)</div> <div>Register as Flip Flop (</div> </div> </div> <div>Memory</div> <div>DSP</div> <div> <div>IO and GT Specific</div> <div> <div>Bonded IOB (11%)</div> <div>IOB Master Pads</div> </div> </div> </div> </div>						
Name	^1	Slice LUTs (20800)	Slice Registers (41600)	Bonded IOB (106)	BUFGCTRL (32)	
uart_led		34	48	12	1	
led_ctl_i0 (led_ctl)		4	17	0	0	
meta_harden_btn_i0 (...)		0	2	0	0	
meta_harden_rst_i0 (...)		0	2	0	0	
uart_rx_i0 (uart_rx)		30	27	0	0	



## Power Report



## Lab 3

### RTL output





Tcl Console	Messages	Log	Reports	Design Runs	Power	DRC	Methodology	Timing	?
Design Timing Summary									
General Information									
Timer Settings									
Design Timing Summary									
Clock Summary (2)									
Check Timing (1)									
Intra-Clock Paths									
Inter-Clock Paths									
Other Path Groups									
User Ignored Paths									
Unconstrained Paths									
Setup									
Hold									
Pulse Width									
Worst Negative Slack (WNS): -8.700 ns									
Worst Hold Slack (WHS): 0.154 ns									
Worst Pulse Width Slack (WPWS): 4.500 ns									
Total Negative Slack (TNS): -70.668 ns									
Total Hold Slack (THS): 0.000 ns									
Total Pulse Width Negative Slack (TPWS): 0.000 ns									
Number of Failing Endpoints: 9									
Number of Failing Endpoints: 0									
Number of Failing Endpoints: 0									
Total Number of Endpoints: 104									
Total Number of Endpoints: 104									
Total Number of Endpoints: 49									
Timing constraints are not met.									