

PES University DEPARTMENT OF ELECTRONICS COMMUNICATION AND ENGINEERING

(Session: Aug - Dec 2020)

COMPUTER ORGANIZATION AND DIGITAL DESIGN LABORATORY (UE19EC207)

EXPERIMENT-2

AIM: Simulation and FPGA Implementation of Basic logic gates & Universal gates using Xilinx Vivado tool

PROCEDURE:

Step1: Create a Vivado Project using IDE sourcing verilog HDL model and targeting a specific

FPGA device located on the Basys3 (Xilinx Artix-7 FPGA: XC7A35T-1CPG236C)

Step2: Simulate the design using Vivado Simulator (Test Bench Module).

Step3: Synthesize the design and observe the Schematic.

Step4: Implement the design.

Step5: Write Design Constraint (XDC) file to constrain the pin locations.

Step6: Generate the bitstream.

Step7: Configure the FPGA using the generated bitstream and verify the functionality in

hardware.


Bit-wise Operators take two single or multiple operands on either side of the operator and return a single bit result. The only exception is the **NOT** operator, which negates the single operand that follows. Verilog does not have the equivalent of **NAND** or **NOR** operator, their function is implemented by negating the **AND** and **OR** operators. **DSD LAB**

Operator

Name
Bitwise negation
Bitwise AND
Bitwise OR
Bitwise VOR
Bitwise XOR
Bitwise NAND
Bitwise NAND
Clark Bitwise NOR
Clark Bitwise NOT XOR)

DESIGN SOURCE:

Create a Design Verilog Source file which implements all the gates and set as top module: Opening the source file:CODD LAB




SIMULATION SOURCE:

Write a Test Bench Verilog Module and add the test stimulus and verify the waveform **CODD LAB**


```
module lab1_tb;
        // Inputs
        req in1;
        reg in2;
        // Outputs
        wire y1, y2, y3, y4, y5, y6, y7, y8;
        // Instantiate the Unit Under Test (UUT)
        lab1 uut (in1,in2,y1,y2,y3,y4,y5,y6,y7,y8 );
        initial
        begin
         $monitor("%t in1=%b in2=%b y1=%b y2=%b y3=%b y4=%b y5=%b y6=%b y7=%b y8=%b",
         $time, in1, in2, y1, y2, y3, y4, y5, y6, y7, y8);
            // Initialize Inputs
            in1 = 0;
            in2 = 0;
            #10;
            in1=0;
            in2=1;
            #10;
            in1=1;
            in2=0;
            #10;
            in1=1;
            in2=1;
            #10;
            $display("Lab1 TEST done");
             //$finish;
        end
endmodule
```

SIMULATION WAVEFORMS: (verify the functional table)


RTL SCHEMATIC: CODD LAB



RTL SCHEMATIC:




SYNTHESIS SCHEMATIC: CODD LAB



REPORT UTILIZATION:

XDC CONSTRAINTS SOURCE FILE CODD LAB



```
ss_cst.xdc
C:/Users/sumanth.sakkara/project_ss/project_ss.srcs/constrs_1/new/ss_cst.xdc
Q | 🕍 | ← | → | ¾ | 🖺 | 🛍 | // | 🔳 | ♀
 1 set property PACKAGE_PIN R2 [get ports in1]
 2 | set property PACKAGE PIN T1 [get ports in2]
 3 set property PACKAGE PIN L1 [get ports y1]
 4 ; set property PACKAGE_PIN P1 [get ports y2]
 5 | set property PACKAGE PIN N3 [get ports y3]
 6 | set property PACKAGE PIN P3 [get ports y4]
 7 | set property PACKAGE_PIN W3 [get ports y6]
 8 set property PACKAGE_PIN U3 [get ports y5]
 9 | set property PACKAGE PIN V3 [get ports y7]
10 set_property PACKAGE_PIN V13 [get_ports y8]
11; set property IOSTANDARD LVCMOS33 [get ports y7]
12 set property IOSTANDARD LVCMOS33 [get ports y8]
13 '
    set property IOSTANDARD LVCMOS33 [get ports y6]
14 set property IOSTANDARD LVCMOS33 [get ports y5]
15 set property IOSTANDARD LVCMOS33 [get ports y4]
16 ; set property IOSTANDARD LVCMOS33 [get ports y3]
17 set property IOSTANDARD LVCMOS33 [get ports y2]
18 | set property IOSTANDARD LVCMOS33 [get ports y1]
19 set property IOSTANDARD LVCMOS33 [get ports in2]
20 !
    set_property IOSTANDARD LVCMOS33 [get_ports in1]
21
```

Answer the following:

Define synthesis Define Simulation Abbreviate FPGA.

EXPERIMENT - 3

AIM:

Simulation and FPGA Implementation of full adder using structural, dataflow and behavioural modelling in Xilinx Vivado tool

PROCEDURE:

Step1: Create a Vivado Project using IDE sourcing verilog HDL model and targeting a specific FPGA device located on the Basys3 (Xilinx Artix-7 FPGA: XC7A35T-1CPG236C)

Step2: Simulate the design using Vivado Simulator (Test Bench Module).

Step3: Synthesize the design and observe the Schematic.


Step4: Implement the design.

Step5: Write Design Constraint (XDC) file to constrain the pin locations.

Step6: Generate the bitstream.

Step7: Configure the FPGA using the generated bitstream and verify the functionality in hardware.

FULL ADDER:



TRUTH TABLE:

Α	В	Cin	SUM (S)	CARRY (Cout)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

BOOLEAN EXPRESSION:

$$S = A'B'Cin + A'BCin' + AB'Cin' + ABCin$$

$$= Cin (A'B' + AB) + Cin' (A'B + AB')$$

$$= Cin (A'B + AB')' + Cin' (A'B + AB')$$

$$S = A \bigcirc B + \bigcirc in$$

$$Cout = AB + ACin + BCin$$


FULL ADDER DESIGN USING STRUCTURAL MODELLING:

```
Project Summary × full_adder_structural_design.v
e/dsplab/project_1_full_adder/project_1_full_adder.srcs/sources_1/new/full_ad
       14
    // Dependencies:
15
    // Revision:
16
17
    // Revision 0.01 - File Created
    // Additional Comments:
22
23 🖯 module full_adder_structural_design(
24
        input A,
25
        input B,
26
        input Cin,
27
        output S,
28
        output Cout
29
       );
     wire al, a2, a3;
30
31
          xor ul(al, A, B);
32
          and u2(a2, A, B);
33
          and u3(a3,a1,Cin);
34
          or u4(Cout,a2,a3);
35
          xor u5(S,al,Cin);
36 🗎 endmodule
37
```

FULL ADDER DESIGN USING BEHAVIOURAL MODELLING:


```
Project Summary × full_adder_behavioural_design.v
er behavioural/project 1 full adder behavioural.srcs/sources 1/new/full adder behavioural design.v ×
Ф
22
23
24 🖯 module full_adder_behavioural_design (input wire A, B, Cin,
25
      output reg S,
26
      output reg Cout);
27
28 <del>|</del> 29 <del>|</del>
     always @(A or B or Cin)
       begin
30
31 🖨
       case ({A,B,Cin})
         3'b000: begin S=0; Cout=0; end
32
33
          3'b001: begin S=1; Cout=0; end
34
          3'b010: begin S=1; Cout=0; end
35
          3'b011: begin S=0; Cout=1; end
36
         3'bl00: begin S=1; Cout=0; end
          3'bl01: begin S=0; Cout=1; end
37
38
          3'bll0: begin S=0; Cout=1; end
39
          3'bll1: begin S=1; Cout=1; end
40 📄
        endcase
41
42 📄
43
44 😑 endmodule
45
```

FULL ADDER DESIGN USING DATAFLOW MODELLING:




TESTBENCH CODE FOR FULL ADDER:


SIMULATION RESULT:



RTL SCHEMATIC:




POST SYNTHESIS SCHEMATIC



XDC FILE:

UTILIZATION REPORT:

Resource	Utilization	Available	Utilization %
LUT	1	20800	0.00
10	5	106	4.72



EXPERIMENT – 4

AIM:

Simulation and FPGA Implementation of 1- bit and 4- bit comparator in Xilinx Vivado tool

PROCEDURE:

Step1: Create a Vivado Project using IDE sourcing verilog HDL model and targeting a specific FPGA device located on the Basys3 (Xilinx Artix-7 FPGA: XC7A35T-1CPG236C)

Step2: Simulate the design using Vivado Simulator (Test Bench Module).

Step3: Synthesize the design and observe the Schematic.

Step4: Implement the design.


Step5: Write Design Constraint (XDC) file to constrain the pin locations.

Step6: Generate the bitstream.

Step7: Configure the FPGA using the generated bitstream and verify the functionality in hardware.

a) 1 BIT COMPARATOR:


а	b	L	E	G
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0




1- BIT COMPARATOR DESIGN USING DATAFLOW MODELLING:

TESTBENCH FOR 1- BIT COMPARATOR:


SIMULATION RESULT:



RTL SCHEMATIC:




POST SYNTHESIS SCHEMATIC:



XDC FILE:

UTILIZATION REPORT




b) 4 BIT COMPARATOR

4-BIT COMPARATOR DESIGN USING BEHAVIOURAL MODELLING


```
Project Summary × comparator_4bit.v ×
Q | 🛗 | ← | → | X | 🛅 | 🛅 | // | 👀 | ♀
13
     // Dependencies:
14
15
     // Revision 0.01 - File Created
// Additional Comments:
17
18
output reg gt
        always @(a,b)
        begin
if (a==b)
begin
         begin
eq = 1'b1;
lt = 1'b0;
gt = 1'b0;
end
         else if (a>b)
         begin
eq = 1'b0;
lt = 1'b0;
41
42
43
44
45
46
47
          gt = 1'b1;
         end
         else
          eq = 1'b0;
lt = 1'b1;
gt = 1'b0;
49
50
         end
        end
51 ;
52 endmodule
```

TESTBENCH FOR 4-BIT COMPARATOR:


SIMULATION RESULT:



RTL SCHEMATIC:




POST SYNTHESIS SCHEMATIC:



XDC FILE:

```
× Schematic (2) × comparator_4bit_tb.v × comparator_4bit.xdc × ← → ≡ ? □ □
ab/project_1_comparatot_4bit/project_1_comparatot_4bit.srcs/constrs_1/new/comparator_4bit.xdc ×
ø
    set_property PACKAGE_PIN R2 [get_ports {a[3]}]
    set_property PACKAGE_PIN T1 [get_ports {a[2]}]
   set_property PACKAGE_PIN Ul [get_ports {a[1]}]
   set_property PACKAGE_PIN W2 [get_ports {a[0]}]
    set_property PACKAGE_PIN R3 [get_ports {b[3]}]
   set_property PACKAGE_PIN T2 [get_ports {b[2]}]
    set property PACKAGE PIN T3 [get ports {b[1]}]
   set_property PACKAGE_PIN V2 [get_ports {b[0]}]
9 set_property PACKAGE_PIN L1 [get_ports eq]
10 set_property PACKAGE_PIN P1 [get_ports qt]
11 set_property PACKAGE_PIN N3 [get_ports lt]
    set_property IOSTANDARD LVCMOS33 [get_ports {b[1]}]
13 | set property IOSTANDARD LVCMOS33 [get ports {b[0]}]
14 | set_property IOSTANDARD LVCMOS33 [get_ports eq]
15 set_property IOSTANDARD LVCMOS33 [get_ports gt]
16 set_property IOSTANDARD LVCMOS33 [get_ports {a[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {a[1]}]
18; set_property IOSTANDARD LVCMOS33 [get_ports {a[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {a[3]}]
20
   set_property IOSTANDARD LVCMOS33 [get_ports {b[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {b[3]}]
21
   set_property IOSTANDARD LVCMOS33 [get_ports lt]
22
```

UTILIZATION REPORT



EXPERIMENT - 5

AIM:

Simulation and FPGA Implementation of 4:1 Multiplexer and 1:4 De-Multiplexer using Prameter construct for variable data bus width in Xilinx Vivado tool.

PROCEDURE:

Step1: Create a Vivado Project using IDE sourcing verilog HDL model and targeting a specific FPGA device located on the Basys3 (Xilinx Artix-7 FPGA: XC7A35T-1CPG236C)

Step2: Simulate the design using Vivado Simulator (Test Bench Module).

Step3: Synthesize the design and observe the Schematic.


Step4: Implement the design.

Step5: Write Design Constraint (XDC) file to constrain the pin locations.

Step6: Generate the bitstream.

Step7: Configure the FPGA using the generated bitstream and verify the functionality in hardware.

4:1 MULTIPLEXER:



A 4-to-1 multiplexer consists four data input lines as D0 to D3, two select lines as S0 and S1 and a single output line Y. The select lines S1 and S2 select one of the four input lines to connect the output line. The particular input combination on select lines selects one of input (D0 through D3) to the output.


Truth Table:

Select Da	Output	
S_1	S ₀	Y
0	0	D ₀
0	1	D ₁
1	0	D ₂
1	1	D ₃


```
21
22
23 module mux4bit(a, s, o);
24
25
    input [3:0] a;
26
27
   input [1:0] s;
28
29
   output o;
30
31
    reg o;
32
33 ⊟ always @(a or s)
34
35 🖯 begin
36
37 🖹 case (s)
38
39
     2'b00:o=a[0];
40
   2'b01:o=a[1];
41
42
43
   2'b10:o=a[2];
44
   2'bll:o=a[3];
45
46
     default:o=0;
47
48
49 🖨 endcase
50
51 📄 end
52
53 endmodule
```

```
22 🖨 module muxt_b;
23
24
  reg [3:0] a;
25
  reg [1:0] s;
26
                                                                   TES
27
28
   wire o;
                                                                   TBE
29
                                                                  NCH
30
    mux4bit uut (.a(a), .s(s),.o(o));
31
32 ⊖ initial begin
                                                                  FOR
                                                                    4:1
34
35
   #10 a=4'b1010;
                                                                   MU
36
   #10 s=2'b00;
                                                                  X:
37
38
   #10 s=2'b01;
39
40
   #10 s=2'b10;
41
42
   #10 s=2'b11;
                                                                      28
43
44
    #10 $stop;
45
46 🗎 end
48 endmodule
```


SIMULATION RESULT:



RTL SCHEMATIC:




POST SYNTHESIS SCHEMATIC:




XDC FILE:

```
| Set_property IOSTANDARD LVCMOS33 [get_ports {a[3]}]
| set_property IOSTANDARD LVCMOS33 [get_ports {a[2]}]
| set_property IOSTANDARD LVCMOS33 [get_ports {a[1]}]
| set_property IOSTANDARD LVCMOS33 [get_ports {a[1]}]
| set_property PACKAGE_PIN R2 [get_ports {a[0]}]
| set_property PACKAGE_PIN R2 [get_ports {a[1]}]
| set_property PACKAGE_PIN R2 [get_ports {a[1]}]
| set_property PACKAGE_PIN R2 [get_ports {a[2]}]
| set_property PACKAGE_PIN R2 [get_ports {a[1]}]
| set_property PACKAGE_PIN R3 [get_ports {a[1]}]
| set_property PACKAGE_PIN R3 [get_ports {a[1]}]
| set_property PACKAGE_PIN R3 [get_ports {a[1]}]
| set_property IOSTANDARD LVCMOS33 [get_ports {a[1]}]
| set_property IOSTANDARD LVCMOS33 [get_ports {a[1]}]
| set_property IOSTANDARD LVCMOS33 [get_ports {a[1]}]
| set_property PACKAGE_PIN R3 [get_ports {a[1]}]
|
```

UTILIZATION REPORT:



1:4 DEMUX



A Demultiplexer is a data distributor read as DEMUX. It is quite opposite to multiplexer or MUX. It is a process of taking information from one input and transmitting over one of many outputs.


The 1 to 4 demultiplexer consists of one input, four outputs, and two control lines to make selections.

TRUTH TABLE:


Data Input	Select Inputs		Outputs			
D	S ₁	S ₀	Y ₃	Y ₂	Y ₁	Yo
D	0	0	0	0	0	D
D	0	1	0	0	D	0
D	1	0	0	D	0	0
D	1	1	D	0	0	0

```
module demux(s,a,d);
                                 input [1:0] s;
                                 input a;
                                 output [3:0] d;
                                 reg [3:0] d;
                               🖯 always @(a or s)
                               🗦 begin
                               j if(a==1)
                               begin
                               case (s)
                                 2'b00:d=4'b1000;
                                 2'b01:d=4'b0100;
                                 2'b10:d=4'b0010;
                                 2'b11:d=4'b0001;
                                 default:d=0;
                               endcase
                               end else if(a==0)
                               d=0;
                               end 🖹
                     3 ⊕ module demuxt_b;
                       reg [0:1] s;
                         reg a;
                         wire [0:3] d;
                         demux uut (.s(s),.a(a),.d(d) );
                    3 🖯 initial begin
TESTBENCH
FOR
                 1:4<sup>5</sup><sub>6</sub>
                         #10 s=2'b00;a=1'b0;
DEMUX:
                         #10 s=2'b00;a=1'b1;
                         #10 s=2'b01;a=1'b0;
                         #10 s=2'b01;a=1'b1;
                         #10 s=2'b10;a=1'b0;
                         #10 s=2'b10;a=1'b1;
                        #10 s=2'bll;a=1'b0;
                        #10 s=2'bll;a=1'bl;
                         #10 $stop;
                     3 😑 end
                     5 endmodule
```


SIMULATION RESULT:



RTL SCHEMATIC:




POST SYNTHESIS SCHEMATIC:



XDC FILE:

Similar to 4:1 MUX, observe the XDC file for 1:4 DEMUX

UTILIZATION REPORT:



EXPERIMENT-6

AIM: Simulation and FPGA Implementation of ENCODERS AND DECODERS using Xilinx Vivado tool

PROCEDURE:

Step1: Create a Vivado Project using IDE sourcing verilog HDL model and targeting a specific

FPGA device located on the Basys3 (Xilinx Artix-7 FPGA: XC7A35T-1CPG236C)

Step2: Simulate the design using Vivado Simulator (Test Bench Module).

Step3: Synthesize the design and observe the Schematic.


Step4: Implement the design.

Step5: Write Design Constraint (XDC) file to constrain the pin locations.

Step6: Generate the bitstream.

Step7: Configure the FPGA using the generated bitstream and verify the functionality in hardware.

1. 2 TO 4 DECODER



RTL SCHEMATIC


Truth Table

EN	Din(1)	Din(0)	Dout(3)	Dout(2)	Dout(1)	Dout(0)
1	Χ	Χ	0	0	0	0
0	0	0	0	0	0	1
0	0	1	0	0	1	0
0	1	0	0	1	0	0
0	1	1	1	0	0	0

VERILOG CODE


```
module dec2_4 (en,Din,Dout);
input en;
input [ 1 : 0 ] Din;
output [ 3 : 0 ] Dout;
reg [ 3 : 0 ] Dout;
always@(en,Din)
Begin
if(en == 1)
               //Active high enable
Begin
Dout = 4'b0000; // Initializing Dout to 0000
End
Else
Begin
case (Din)
2'b00:Dout = 4'b0001;
2'b01:Dout = 4'b0010;
2'b10:Dout = 4'b0100;
2'b11:Dout = 4'b1000;
Endcase
End
End
Endmodule
```

RTL schematic



SIMULATION WAVEFORM

2. 8 TO 3 ENCODER WITHOUT PRIORITY




RTL Schematic

Truth Table


INPUTS							OUTPUTS				
en	Din(0)	Din(1)	Din(2)	Din(3)	Din(4)	Din(5)	Din(6)	Din(7)	Dout(0)	Dout(1)	Dout(3)
1	X	X	X	X	X	X	X	X	Z	Z	Z
0	0	0	0	0	0	0	0	1	1	1	1
0	0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	1	0	0	0	0	0	1	1
0	0	0	1	0	0	0	0	0	0	1	0
0	0	1	0	0	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	0	0	0	0

VERILOG CODE module WPencode(en,Din,Dout); input en; input [7:0] Din; output [2 : 0] Dout; reg [2 : 0] Dout; always@(en,Din) Begin if(en == 1)Begin Dout = 3'bZZZ; End Else Begin Case (Din) 8'b00000001:Dout = 3'b000; 8'b00000010:Dout = 3'b001; 8'b00000100:Dout = 3'b010; 8'b00001000:Dout = 3'b011; 8'b00010000:Dout = 3'b100; 8'b00100000:Dout = 3'b101; 8'b01000000:Dout = 3'b110; 8'b01000000:Dout = 3'b111; Endcase End End Endmodule

RTL schematic



Technological schematic



XDC file

```
## Switches

set_property PACKAGE_PIN V17 [get_ports {din[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports {din[0]}]

set_property PACKAGE_PIN V16 [get_ports {din[1]}]

set_property IOSTANDARD LVCMOS33 [get_ports {din[1]}]

set_property PACKAGE_PIN W16 [get_ports {din[2]}]

set_property IOSTANDARD LVCMOS33 [get_ports {din[2]}]

set_property PACKAGE_PIN W17 [get_ports {din[3]}]

set_property IOSTANDARD LVCMOS33 [get_ports {din[3]}]

set_property PACKAGE_PIN W15 [get_ports {din[4]}]


set_property IOSTANDARD LVCMOS33 [get_ports {din[4]}]

set_property IOSTANDARD LVCMOS33 [get_ports {din[4]}]]

set_property PACKAGE_PIN V15 [get_ports {din[5]}]
```


```
set_property IOSTANDARD LVCMOS33 [get_ports {din[5]}]
set_property PACKAGE_PIN W14 [get_ports {din[6]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {din[6]}]
set_property PACKAGE_PIN W13 [get_ports {din[7]}]
       set property IOSTANDARD LVCMOS33 [get ports {din[7]}]
set_property PACKAGE_PIN V2 [get_ports {en}]
       set_property IOSTANDARD LVCMOS33 [get_ports {en}]
## LEDs
set_property PACKAGE_PIN U16 [get_ports {dout[0]}]
       set property IOSTANDARD LVCMOS33 [get_ports {dout[0]}]
set_property PACKAGE_PIN E19 [get_ports {dout[1]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {dout[1]}]
set_property PACKAGE_PIN U19 [get_ports {dout[2]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {dout[2]}]
```

3. 8 TO 3 ENCODER WITH PRIORITY



Truth Table

INPUTS								OUTPUTS			
en	Din(0)	Din(1)	Din(2)	Din(3)	Din(4)	Din(5)	Din(6)	Din(7)	Dout(0)	Dout(1)	Dout(3)
0	X	X	X	X	X	X	X	X	Z	Z	Z
1	X	X	X	X	X	X	X	1	1	1	1
1	X	X	X	X	X	X	1	0	1	1	0
1	X	X	X	X	X	1	0	0	1	0	1
1	X	X	X	X	1	0	0	0	1	0	0
1	X	X	X	1	0	0	0	0	0	1	1
1	X	X	1	0	0	0	0	0	0	1	0
1	X	1	0	0	0	0	0	0	0	0	1
1	1	0	0	0	0	0	0	0	0	0	0



```
End
Else
Begin
casex(Din)
8'b00000001 :Dout = 3'b000;
8'b000001X :Dout = 3'b001;
8'b000001XX :Dout = 3'b010;
```

```
8'b00001XXX :Dout = 3'b011;
8'b0001XXXX :Dout = 3'b100;
8'b001XXXXX :Dout = 3'b101;
8'b01XXXXXX :Dout = 3'b110;
8'b1XXXXXXX :Dout = 3'b111;
Endcase
End
End
Endmodule
```

EXPERIMENT-7: LATECHES & FLIP FLOPS

PROCEDURE:

Step1: Create a Vivado Project using IDE sourcing verilog HDL model and targeting a specific

FPGA device located on the Basys3 (Xilinx Artix-7 FPGA: XC7A35T-1CPG236C)

Step2: Simulate the design using Vivado Simulator (Test Bench Module).

Step3: Synthesize the design and observe the Schematic.

Step4: Implement the design.

Step5: Write Design Constraint (XDC) file to constrain the pin locations.

Step6: Generate the bitstream.

Step7: Configure the FPGA using the generated bitstream and verify the functionality in


hardware.

Aim: Write a Verilog code for the following:


D LATCH

module dlatch(e, d, q);	TEST BENCH
input e;	module dlatch_tb;
input d;	reg e;
output q;	reg d;
reg q;	wire q;
always @(e or d)	dlatch uut (.e(e),.d(d),.q(q));
begin	initial
if (e)	begin
$q \le d;$	d = 0;
end	e = 0;
endmodule	#5 d=1;
	#10 e=1;
	#10 d=1;
	#20 d=0;
	#10 e=1;
	end
	endmodule


Simulation waveform



RTL schematic



Technological schematic




JK FLIP FLOP:

JK Flip Flop


Design

```
Testbench
 module tb jk;
    reg j;
    reg k;
    reg clk;
    always #5 clk = ~clk;
    jk_ff jk0 ( .j(j),
                    .k(k),
                    .clk(clk),
                    .q(q));
    initial begin
       j <= 0;
       k <= 0;
       #5 j \le 0;
          k \le 1;
       #20 j <= 1;
           k <= 0;
       #20 j <= 1;
          k <= 1;
       #20 $finish;
    end
    initial
       $monitor ("j=%0d k=%0d q=%0d", j, k, q);
 endmodule
```


RTL schematic



Technological schematic



Simulation Waveform



Xdc file

```
## Clock signal

set_property PACKAGE_PIN W5 [get_ports clk]

set_property IOSTANDARD LVCMOS33 [get_ports clk]

create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]

## Switches

set_property PACKAGE_PIN V17 [get_ports {j}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {j}]

set_property PACKAGE_PIN V16 [get_ports {k}]

set_property IOSTANDARD LVCMOS33 [get_ports {k}]

## LEDs

set_property PACKAGE_PIN U16 [get_ports {q}]

set_property IOSTANDARD LVCMOS33 [get_ports {q}]

set_property PACKAGE_PIN E19 [get_ports {qb}]

set_property IOSTANDARD LVCMOS33 [get_ports {qb}]
```

EXPERIMENT-8

AIM: Simulation and FPGA Implementation of SHIFT REGISTERS using Xilinx Vivado tool

PROCEDURE:

Step1: Create a Vivado Project using IDE sourcing verilog HDL model and targeting a specific

FPGA device located on the Basys3 (Xilinx Artix-7 FPGA: XC7A35T-1CPG236C)

Step2: Simulate the design using Vivado Simulator (Test Bench Module).

Step3: Synthesize the design and observe the Schematic.

Step4: Implement the design.

Step5: Write Design Constraint (XDC) file to constrain the pin locations.

Step6: Generate the bitstream.

Step7: Configure the FPGA using the generated bitstream and verify the functionality in

hardware.

DESIGN SOURCE:

To design (a) SISO (b) SIPO (c) PIPO (d) PISO using Verilog

(i) SISO

```
Testbench
module siso(din ,clk ,reset ,dout);
output dout;
                                                            module tb siso();
input din;
                                                            wire dout;
input clk;
                                                            reg din, reset, clk;
input reset;
                                                            siso dut(din ,clk ,reset ,dout);
reg [3:0]s;
                                                            initial begin
always @ (posedge clk)
                                                            reset = 0; clk = 0; din = 0;
begin
                                                            #5 \text{ reset} = 1;
if(reset)
                                                            #10 \text{ reset } = 0;
 s \le 4'b0;
                                                            #10 din = 1;
else
                                                            #20 din = 0;
begin
                                                            #20 din = 1;
 s[3] \ll din;
                                                            #20 din = 0;
 s[2] \le s[3];
                                                            #40 $stop;
 s[1] \le s[2];
                                                            end
 s[0] \le s[1];
                                                            always #10 clk = ! clk;
 end
                                                            endmodule
end
assign dout = s[0];
endmodule
```

(ii)SIPO

```
module sipo ( din ,clk ,reset ,dout );
 output [3:0] dout;
 input din;
 input clk;
 input reset;
 reg [3:0]s;
 always @ (posedge clk)
 begin if (reset)
 s <= 0;
 else begin
 s[3] <= din;
 s[2] \le s[3];
 s[1] \le s[2];
 s[0] \le s[1];
 end
 end
 assign dout = s;
 endmodule
Testbench
               module tb_sipo;
               reg din,clk,reset;
               wire [3:0] dout;
               sipo uut(din, clk, reset,dout);
               initial
               begin
               reset=0;
               clk=0;
               din=0;
               #20 \text{ reset} = 1;
               #20 reset=0;
               #20 din=1;
               #20 din=0;
               #20 din=1;
               #20 din=0;
               #20 din=1;
               #20 $finish;
               end
               always #10 \text{ clk} = \sim \text{clk};
               endmodule
```

(iii)PIPO

```
module PIPO ( din ,clk ,reset ,dout );
  output [3:0] dout;
  reg [3:0] dout;
  input [3:0] din;
  input clk, reset;
  always @ (posedge clk)
  begin if (reset)
  dout <= 0;
  else
  dout <= din;
  end
  endmodule
Testbench
             module tb_pipo;
              reg [3:0] din;
             reg clk,reset;
             wire [3:0] dout;
             pipo uut(din, clk, reset,dout);
             initial
             begin
             reset=0;
             clk=0;
             din=4'b0000;
             #20 reset =1;
             #20 reset=0;
```

```
#60 din=4'b1010;

#60 din=4'b1010;

#60 din=4'b1111;


#60 $finish;

end


always #10 clk = ~ clk;

endmodule
```


Simulation Waveform



RTL schematic



Technological schematic



XDC file

```
## Clock signal

set_property PACKAGE_PIN W5 [get_ports clk]

set_property IOSTANDARD LVCMOS33 [get_ports clk]

create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
```

```
## Switches
set_property PACKAGE_PIN V17 [get_ports {din[0]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {din[0]}]
set property PACKAGE PIN V16 [get ports {din[1]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {din[1]}]
set_property PACKAGE_PIN W16 [get_ports {din[2]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {din[2]}]
set_property PACKAGE_PIN W17 [get_ports {din[3]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {din[3]}]
set_property PACKAGE_PIN W15 [get_ports {reset}]
       set_property IOSTANDARD LVCMOS33 [get_ports {reset}]
## LEDs
set_property PACKAGE_PIN U16 [get_ports {dout[0]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {dout[0]}]
set_property PACKAGE_PIN E19 [get_ports {dout[1]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {dout[1]}]
set_property PACKAGE_PIN U19 [get_ports {dout[2]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {dout[2]}]
set_property PACKAGE_PIN V19 [get_ports {dout[3]}]
       set_property IOSTANDARD LVCMOS33 [get_ports {dout[3]}]
```

Report Utilization Summary

(iv) PISO

```
module piso (din,clk,reset,load,dout);
output dout;
reg dout;
input [3:0] din;
input load, reset, clk;
reg [3:0]temp;
always @ (posedge clk)
begin if (reset)
temp <= 1;
else if (load)
temp <= din;
else
begin
dout <= temp[3];
temp <= {temp[2:0],1'b0};
end
end
endmodule
Testbench
              module tb_piso;
              reg [3:0] din;
```

```
reg clk,reset,load;
wire dout;
piso uut(din, clk, reset,loaddout);
initial
begin
reset=0;
load=0;
clk=0;
din=4'b0000;
#20 reset =1;
#20 reset=0;
#20 load =1;
#20 load =0;
#60 din=4'b1001;
#60 din=4'b1010;
#60 din=4'b1111;
#60 $finish;
end
always #10 clk = ~ clk;
endmodule
```

EXPERIMENT-9

AIM: Simulation of verilog code for Asynchronous counter and Synchronous counter in Xilinx Vivado tool


PROCEDURE:

Step1: Create a Vivado Project using IDE sourcing verilog HDL model and targeting a specific FPGA device located on the Basys3 (Xilinx Artix-7 FPGA: XC7A35T-1CPG236C)

Step2: Simulate the design using Vivado Simulator (Test Bench Module)

Step3: Synthesize the design and observe the Schematic.

(i) Asynchronous Counter



Verilog Code

#20 rstn = 1;


always #5 $clk = \sim clk$;

end


```
module dff ( input d,input clk, input rstn, output reg q,output qn);
  always @ (posedge clk or negedge rstn)
   if (!rstn)
     q <= 0;
   else
     q \ll d;
assign qn = \sim q;
endmodule
module ripple (input clk,
          input rstn,
          output [3:0] out);
 wire q0,q1,q2,q3;
 wire qn0,qn1,qn2,qn3;
 dff dff0 (.d (qn0), .clk (clk), .rstn (rstn), .q (q0), .qn (qn0));
 dff dff1 (.d (qn1), .clk (q0), .rstn (rstn), .q (q1), .qn (qn1));
 dff dff2 (.d (qn2), .clk (q1),.rstn (rstn),.q (q2), .qn (qn2));
 dff dff3 ( .d (qn3), .clk (q2), .rstn (rstn), .q (q3), .qn (qn3));
  assign out = \{q3, q2, q1, q0\};
endmodule
Testbench
module tb_ripple;
 reg clk;
 reg rstn;
 wire [3:0] out;
 ripple r0 ( .clk (clk), .rstn (rstn),.out (out));
initial begin
   rstn = 0;
   clk = 0;
```


endmodule

Simulation result:




RTL Schematic:






Post synthesis schematic:



Utilization report:

Resource	Utilization	Available	Utilization %
LUT	5	134600	0.00
FF	4	269200	0.00
10	6	400	1.50



(ii)Synchronous Counter

Verilog code


module up_down_counter(input clk, reset,up_down, output[3:0] counter);
reg [3:0] counter_up_down;
always @(posedge clk or posedge reset)
begin
if(reset)


```
counter_up_down <= 4'h0;
else
if(up_down)
counter_up_down <= counter_up_down + 4'd1;
else
counter_up_down <= counter_up_down - 4'd1;
end
assign counter = counter_up_down;
endmodule</pre>
```


Testbench

```
module updowncounter_testbench();
reg clk, reset,up_down;
wire [3:0] counter;
up_down_counter dut(clk, reset,up_down, counter);
initial begin
clk=0;
forever #5 clk=~clk;
end
initial begin
reset=1;
up_down=0;
#20;
reset=0;
#200;
up_down=1;
end
endmodule
```


Simulation result:








Post synthesis schematic:



Utilization report:

Resource	Utilization	Available	Utilization %
LUT	2	20800	0.01
FF	4	41600	0.01
10	7	106	6.60



EXPERIMENT-10

AIM: Design and Simulate of Mealy & Moore Machine Sequence Detector in Verilog using Xilinx Vivado tool

PROCEDURE:

Step1: Create a Vivado Project using IDE sourcing verilog HDL model and targeting a specific FPGA device located on the Basys3 (Xilinx Artix-7 FPGA: XC7A35T-1CPG236C)


Step2: Simulate the design using Vivado Simulator (Test Bench Module).

Step3: Synthesize the design and observe the Schematic.

THEORY:

Design a Mealy and Moore system to detect 101 sequence in a given set of input datas.

(i) FSM using Mealy Machine:



Design Source of Mealy Machine:

```
module sequence_detector_mealy(
input rst,
input clk,
input in_seq,
output reg out_detect
);
reg in_seq_reg;
parameter size =2,s0=2'b00,s1=2'b01,s2=2'b10;
reg [size -1 :0] state, next_state;
always @(posedge clk)
begin
if (rst)
begin
       in_seq_reg <=0;
       state <=0;
end
else begin
       in_seq_reg <= in_seq;</pre>
       state<= next_state;</pre>
```

```
end
end
always @ (state or in_seq_reg or rst)
begin
next_state<=0;
if (rst)
       out_detect<=0;
else begin
       case(state)
       s0: if(in\_seq\_reg == 1'b0)
              begin
                      next_state <=s0;
                      out detect <= 1'b0;
               end
       else
              begin
                      next_state <=s1;</pre>
                      out_detect <= 1'b0;
               end
```

s1 : if(in_seq_reg == 1'b0)

```
begin
                       next_state <=s2;</pre>
                       out_detect <= 1'b0;
               end
       else
               begin
                       next_state <=s1;</pre>
                       out_detect <= 1'b0;
               end
s2 : if(in\_seq\_reg == 1'b0)
               begin
                       next_state <=s0;
                       out_detect <= 1'b0;
               end
       else
               begin
                       next_state <=s1;</pre>
                       out_detect <= 1'b1;
               end
default : begin
```

```
next_state <=s0;</pre>
              out_detect <= 1'b0;
       end
endcase
end
end
endmodule
Test bench Program:
module Seq_detector_tb;
reg rst;
reg clk;
reg in_seq;
wire out_detect;
sequence_detector_mealy uut(
.rst(rst), .clk(clk), .in_seq(in_seq), .out_detect(out_detect));
always #5 clk= ~clk;
initial
begin
$monitor($time, "rst= %b in_seq=%b out=%b", rst, in_seq,out_detect);
rst=1;
```

clk=0;

 $in_seq = 0;$

#4 rst=0;

#6 in_seq=0;

#10 in_seq=1;

#10 in_seq=0;

#10 in_seq=0;

#10 in_seq=1;

#10 in_seq=0;

#10 in_seq=1;


#10 in_seq=0;

#10 \$finish;


end

endmodule


Simulation result:



RTL Schematic:



Post synthesis schematic:




<u>Utilizat</u>

<u>ion</u>


report:

Resource	Utilization	Available	Utilization %
LUT	2	20800	0.01
FF	3	41600	0.01
10	4	106	3.77



ii) FSM Using Moore Machine:

Inputs Next State | State | Combinational | Logic | Clock | Clock | Combinational | Combinati



Design Source of Moore Machine:

module sequence_detector_moore(
input rst,
input clk,
input in_seq,
output reg out_detect
);
reg in_seq_reg;
parameter size =4,s0=4'b0001,s1=4'b0010,s2=4'b0100, s3 = 4'b1000;

```
reg [size -1 :0] state, next_state;
always @(posedge clk)
begin
if (rst)
begin
       in_seq_reg <=0;
       state <=s0;
end
else begin
       in_seq_reg <= in_seq;</pre>
        state<= next_state;</pre>
        end
end
always @ (state or in_seq_reg or rst)
begin
if (rst)
       next_state<=0;</pre>
else begin
```


```
case(state)
        s0: if(in\_seq\_reg == 1'b0)
                 next_state <=s0;</pre>
                next_state <= s1;</pre>
        else
        s1: if(in\_seq\_reg == 1'b0)
                 next_state <=s2;</pre>
        else
                 next_state <= s1;</pre>
s2 : if(in_seq_reg == 1'b0)
                 next_state <=s0;</pre>
        else
                 next_state <= s3;</pre>
s1 : if(in_seq_reg == 1'b0)
                 next_state <=s1;</pre>
        else
                 next_state <= s2;</pre>
default : next_state <=s0;</pre>
endcase
end
end
always@(state or rst)
if (rst) out_detect=0;
else
```

```
case(state)
s0: out_detect=0;
s1: out_detect=0;
s2: out_detect=0;
s3: out_detect=1;
endcase
endmodule
Test bench Program:
module Seq_detector_tb;
reg rst;
reg clk;
reg in_seq;
wire out_detect;
sequence_detector_moore uut(
.rst(rst), .clk(clk), .in_seq(in_seq), .out_detect(out_detect));
always #5 clk= ~clk;
initial
begin
$monitor($time, "rst= %b in_seq=%b out=%b", rst, in_seq,out_detect);
```

```
rst=1;
clk=0;
in_seq =0;
#4 rst=0;
#6 in_seq=0;
#10 in_seq=1;
#10 in_seq=0;
#10 in_seq=0;
#10 in_seq=1;
#10 in_seq=0;
#10 in_seq=1;
#10 in_seq=0;
#10 $finish;
end
```


Simulation result:

endmodule



RTL Schematic:

Post synthesis schematic:




Utili zatio

n repor

t:

Resource	Utilization	Available	Utilization %
LUT	3	10400	0.03
FF	6	20800	0.03
10	4	106	3.77



EXPERIMENT – 11

AIM:

Simulation and FPGA Implementation of Arithmetic and Logic Unit(ALU) in Xilinx Vivado tool

PROCEDURE:

Step1: Create a Vivado Project using IDE sourcing verilog HDL model and targeting a specific FPGA device located on the Basys3 (Xilinx Artix-7 FPGA: XC7A35T-1CPG236C)

Step2: Simulate the design using Vivado Simulator (Test Bench Module).

Step3: Synthesize the design and observe the Schematic.


Step4: Implement the design.

Step5: Write Design Constraint (XDC) file to constrain the pin locations.

Step6: Generate the bitstream.

Step7: Configure the FPGA using the generated bitstream and verify the functionality in hardware.

ALU:



ALU DESIGN USING BEHAVIOURAL MODELLING:

```
PROJECT MANAGER - project_1_alu
     Project Summary × alu_design.v
Sources
     /home/dsplab/project\_1\_alu/project\_1\_alu.srcs/sources\_1/new/alu\_design.v
     // Design Name:
// Module Name: alu_design
// Project Name
Source File Properties
     8
          // Project Name:
     9
         // Target Devices:
     10
          // Tool Versions:
     11
          // Description:
     12
     13
     14
          // Dependencies:
     15
          // Revision:
     16
     17
          // Revision 0.01 - File Created
          // Additional Comments:
     18
     19
     20
     21
     22
     23 🖨 module alu_design(
               input [3:0] a,
     25
               input [3:0] b,
     26
               input [2:0] opcode,
     27
               output [7:0] outdata
     28
                   );
     29
                   reg [7:0] res;
     30
     31
                   assign outdata = res;
     32
                   always @ (opcode, a , b)
     33
                   begin
     34
                   case (opcode)
                   3'b001: res = a + b;
     35
     36
                    3'b010: res = a - b;
     37
                    3'b011: res = a * b;
     38
                    3'b100: res =~a;
     39
                    3'b101: res = a & b;
     40
                    3'b110: res = a | b;
     41
                    3'blll: res = (a ^
     42
                    default: res = 4'bx;
     43 🖯
                    endcase
                    end
     45
     46 😑 endmodule
```

TESTBENCH FOR ALU:


```
Project Summary x alu_design.v x alu_tb.v
/home/dsplab/project_1_alu/project_1_alu.srcs/sim_1/new/alu_tb.v

♠ | → | 从 | □ | □ | // | □ | ♀ |
 1   module alu_tb( );
     wire [7:0]outdata;
 3
     reg [3:0]a,b;
 4
     reg [2:0]opcode;
 5
     integer i;
 7
     alu_design dut(a,b,opcode,outdata);
 8
 9 🖨 initial begin
10
   a = 4'b0101;
     b = 4'b1001;
11
12 - for(i = 0; i < 8; i = i + 1)
13 — #5 opcode = i;
14 🖳 end
15
16 😑 endmodule
```


SIMULATION RESULT:



RTL SCHEMATIC:



POST SYNTHESIS SCHEMATIC:



XDC FILE:

```
× Device
                                             x alu tb.v
Package
                         x alu design.v
                                                            × alu xdc.xdc
                                                                                         ? @ 6
/home/dsplab/project_1_alu/project_1_alu.srcs/constrs_1/new/alu_xdc.xdc
                                                                                               ×
Q \mid \square \mid \leftarrow \mid \rightarrow \mid X \mid \square \mid \square \mid // \mid \square \mid Q
    set property PACKAGE PIN R2 [get ports {a[3]}]
    set_property PACKAGE_PIN T1 [get_ports {a[2]}]
    set_property PACKAGE_PIN Ul [get_ports {a[1]}]
    set_property PACKAGE_PIN W2 [get_ports {a[0]}]
set_property PACKAGE_PIN R3 [get_ports {b[3]}]
    set_property PACKAGE_PIN T2 [get_ports {b[2]}]
 7
    set_property PACKAGE_PIN T3 [get_ports {b[1]}]
 8
    set_property PACKAGE_PIN V2 [get_ports {b[0]}]
    set_property PACKAGE_PIN W13 [get_ports {opcode[2]}]
10
    set property PACKAGE PIN W14 [get ports {opcode[1]}]
    set_property PACKAGE_PIN V15 [get_ports {opcode[0]}]
11
    set_property PACKAGE_PIN L1 [get_ports {outdata[7]}]
    set_property PACKAGE_PIN Pl [get_ports {outdata[6]}]
13
14
    set_property PACKAGE_PIN N3 [get_ports {outdata[5]}]
15
    set_property PACKAGE_PIN P3 [get_ports {outdata[4]}]
    set_property PACKAGE_PIN U3 [get_ports {outdata[3]}]
16
    set_property PACKAGE_PIN W3 [get_ports {outdata[2]}]
17
    set_property PACKAGE_PIN V3 [get_ports {outdata[1]}]
18
19
    set_property PACKAGE_PIN V13 [get_ports {outdata[0]}]
20
    set property IOSTANDARD LVCMOS33 [get ports {a[3]}]
21
    set property IOSTANDARD LVCMOS33 [get ports {a[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {a[1]}]
22
23
    set property IOSTANDARD LVCMOS33 [get ports {a[0]}]
24
    set property IOSTANDARD LVCMOS33 [get_ports {b[3]}]
25
    set_property IOSTANDARD LVCMOS33 [get_ports {b[2]}]
26
    set_property IOSTANDARD LVCMOS33 [get_ports {b[1]}]
27
    set_property IOSTANDARD LVCMOS33 [get_ports {b[0]}]
28
    set_property IOSTANDARD LVCMOS33 [get_ports {opcode[2]}]
29
    set_property IOSTANDARD LVCMOS33 [get_ports {opcode[1]}]
30
    set property IOSTANDARD LVCMOS33 [get_ports {opcode[0]}]
31
32
    set property IOSTANDARD LVCMOS33 [get ports {outdata[7]}]
33
    set_property IOSTANDARD LVCMOS33 [get_ports {outdata[6]}]
34
    set_property IOSTANDARD LVCMOS33 [get_ports {outdata[5]}]
35
    set_property IOSTANDARD LVCMOS33 [get_ports {outdata[4]}]
36
    set property IOSTANDARD LVCMOS33 [get ports {outdata[3]}]
37
    set_property IOSTANDARD LVCMOS33 [get_ports {outdata[2]}]
    set property IOSTANDARD LVCMOS33 [get_ports {outdata[1]}]
38
39
    set property IOSTANDARD LVCMOS33 [get_ports {outdata[0]}]
40
```

UTILIZATION REPORT:

Resource	Utilization	Available	Utilization %
LUT	33	20800	0.16
10	19	106	17.92

