

Control (Branch) Hazards

- Branch 명령은 flow of control 을 변경한다.
 - Fetch 할 다음 명령어의 주소는 branch 조건에 따라 달라진다.
- Solution to branch hazard
 - pipeline stall
 - branch prediction
 - static
 - as taken
 - as not taken
 - dynamic



Pipeline Stall on Branch Instr.


 Wait until branch outcome determined before fetching next instruction



Branch Prediction


- Longer pipelines can't readily determine branch outcome early
 - Stall penalty becomes unacceptable
- Predict outcome of branch
 - Only stall if the prediction is wrong
- In the textbook pipeline processor
 - predict branches as not taken

Pipelined Control



Branch Hazards

If branch outcome determined in MEM




Reducing Branch Delay


- Modification of the hardware
 - BTA adder in ID stage
 - Register comparator in ID stage
- Example: branch taken


```
36: sub $10, $4, $8
40: beq $1, $3, 7 ← immediate field 에 저장된 offset value
44: and $12, $2, $5
48: or $13, $2, $6
52: add $14, $4, $2
56: slt $15, $6, $7
...
72: lw $4, 50($7)
```

Example: Branch Taken (CC3)




Example: Branch Taken (CC4)





Data Hazards for Branches


If a comparison register is a destination of 2nd or 3rd preceding ALU instruction



Can resolve using forwarding


Data Hazards for Branches

- If a comparison register is a destination of preceding ALU instruction or 2nd preceding load instruction
 - Need 1 stall cycle



Data Hazards for Branches

- If a comparison register is a destination of immediately preceding load instruction
 - Need 2 stall cycles



More-Realistic Branch Prediction


- Static branch prediction
 - Based on typical branch behavior
 - Example: loop and if-statement branches
 - Predict backward branches taken
 - Predict forward branches not taken
- Dynamic branch prediction
 - Hardware measures actual branch behavior
 - e.g., record recent history of each branch
 - Assume future behavior will continue the trend
 - When wrong, stall while re-fetching, and update history

Dynamic Branch Prediction

- In deeper and superscalar pipelines, branch penalty is more significant
- Use dynamic prediction
 - Branch prediction buffer (aka branch history table)
 - Indexed by recent branch instruction addresses
 - Stores outcome (taken/not taken)
 - To execute a branch
 - Check table, expect the same outcome
 - Start fetching from fall-through or target
 - If wrong, flush pipeline and flip prediction

1-Bit Predictor: Shortcoming


Inner loop branches mispredicted twice!



- Mispredict as taken on last iteration of inner loop
 - Then mispredict as not taken on first iteration of inner loop next time around

2-Bit Predictor

Only change prediction on two successive mispredictions



Calculating the Branch Target

- Even with predictor, still need to calculate the target address
 - 1-cycle penalty for a taken branch
- Branch target buffer
 - Cache of target addresses
 - Indexed by PC when instruction fetched
 - If hit and instruction is branch predicted taken, can fetch target immediately

Branch instruction 의 빈도를 줄이는 방법

- conditional move instruction :
 - movn : move if not zero
 - movz : move if zero
 - movn \$8, \$11, \$4 # MIPS later version
 - CSEL X8, X11, X4, NE # ARMv8

Pipeline Summary

The BIG Picture

- Pipelining improves performance by increasing instruction throughput
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
- Subject to hazards
 - Structure, data, control
- Instruction set design affects complexity of pipeline implementation

Exceptions and Interrupts


- "Unexpected" events requiring change in flow of control
 - Different ISAs use the terms differently
- Exception
 - Arises within the CPU
 - e.g., undefined opcode, overflow,...
- Interrupt
 - From an external I/O controller
 - e.g., system reset, I/O device request, ...
- Dealing with them without sacrificing performance is hard

Handling Exceptions

- In MIPS, exceptions managed by a System Control Coprocessor (CP0)
- Save PC of offending (or interrupted) instruction
 - In MIPS: Exception Program Counter (EPC)
- Save indication of the problem
 - In MIPS: Cause register
- Jump to handler at 8000 0180

```
PC
                                                                   User Text Segment [00400000]..[00440000]
         = 80000180
EPC
         = 40002c
                           [00400000] 8fa40000
                                               lw $4, 0($29)
                                                                         ; 183: lw $a0 0($sp) # argc
                                               addiu $5, $29, 4
                           [00400004] 27a50004
                                                                         ; 184: addiu $a1 $sp 4 # argv
Cause
         = 30
                                                                         ; 185: addiu $a2 $a1 4 # envp
BadVAddr = 0
                           [00400008] 24a60004
                                               addiu $6, $5, 4
Status
         = 3000ff12
                           [0040000c] 00041080
                                               sll $2, $4, 2
                                                                         ; 186: sll $v0 $a0 2
                          [00400010] 00c23021
                                               addu $6, $6, $2
                                                                         ; 187: addu $a2 $a2 $v0
                           [00400014] 0c100009
                                               jal 0x00400024 [main]
                                                                         ; 188: jal main
HΙ
         = 0
L0
         = 0
                           [00400018] 00000000
                                                                         ; 189: nop
                                               nop
                                                                         : 191: li $v0 10
                           [0040001c] 3402000a
                                               ori $2, $0, 10
R0 [r0] = 0
                           [00400020] 0000000c
                                               syscall
                                                                         ; 192: syscall # syscall 10 (exit)
R1 [at] = 7fff0000
                           [00400024] 3c017fff
                                               lui $1, 32767
                                                                         ; 4: addi $t1, $0, 0x7FFFFFF # late
R2 [v0] = 4
                           [00400028] 3429ffff
                                               ori $9. $1. -1
R3 [v1] = 0
                           [0040002c] 01295020
                                               add $10, $9, $9
                                                                         ; 5: add $t2, $t1, $t1 # overflow
R4 [a0] = 1
                           [00400030] 01295821
                                               addu $11, $9, $9
                                                                         ; 6: addu $t3, $t1, $t1 # no except1
R5 [a1] = 7ffffde0
                           [00400034] 252cffff
                                               addiu $12, $9, -1
                                                                         ; 7: addiu $t4, $t1, -1 # negative c
   [a2] = 7ffffde8
R6
R7 [a3] = 0
                                                                  Kernel Text Segment [80000000]..[80010000]
R8 [t0] = 0
                          [80000180] 0001d821
                                               addu $27, $0, $1
                                                                         ; 90: move $k1 $at # Save $at
                          [80000184] 3c019000
R9 [t1] = 7fffffff
                                               lui $1, -28672
                                                                         ; 92: sw $v0 s1 # Not re-entrant and
R10 [t2] = 0
                                               sw $2, 512($1)
                          [80000188] ac220200
R11 [t3] = 0
                          [8000018c] 3c019000
                                               lui $1, -28672
                                                                         ; 93: sw $a0 s2 # But we need to use
R12 [t4] = 0
                           [80000190] ac240204
                                               sw $4, 516($1)
R13 [t5] = 0
                          [80000194] 401a6800
                                               mfc0 $26, $13
                                                                         ; 95: mfc0 $k0 $13 # Cause register
R14 [t6] = 0
                          [80000198] 001a2082
                                               srl $4, $26, 2
                                                                         ; 96: srl $a0 $k0 2 # Extract ExcCoc
R15[t7] = 0
                          [8000019c] 3084001f
                                                                         ; 97: andi $a0 $a0 0x1f
                                               andi $4, $4, 31
R16 [s0] = 0
                                               ori $2, $0, 4
                                                                         ; 101: li $v0 4 # syscall 4 (print_s
                           [800001a0] 34020004
R17 [s1] = 0
                                               lui $4, -28672 [ m1 ]
                                                                         : 102: la $a0 m1
                          [800001a4] 3c049000
R18 [s2] = 0
                                                                         ; 103: syscall
                          [800001a8] 0000000c syscall
```

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

Vectored interrupt

- Vectored Interrupts
 - Handler address determined by the cause
- Example:

Undefined opcode: C000 0000

Overflow: C000 0020

_ ...: C000 0040

- Instructions in the handler routine either
 - Deal with the interrupt, or
 - Jump to real handler

Handler Actions


- Read cause, and transfer to relevant handler
- Determine action required
- If restartable
 - Take corrective action
 - use EPC to return to program
- Otherwise
 - Terminate program
 - Report error using EPC, cause, ...

Exceptions in a Pipeline

- Another form of control hazard
- Consider overflow on add in EX stage
 add \$1, \$2, \$1
 - Prevent \$1 from being written
 - Complete previous instructions
 - Flush add and subsequent instructions
 - Set Cause and EPC register values
 - Transfer control to handler
- Similar to mispredicted branch
 - Use much of the same hardware

```
Overflow Exception on add in
40
       sub
            $11, $2, $4
            $12, $2,
44
       and
48
            $13, $2,
      or
      add $1, $2,
4C
                      $1
      slt $15, $6, $7
50
            $16, 50($7)
54
       ٦w
  Handler
  80000180 sw $25, 1000($0)
  80000184 sw $26, 1004($0)
```

Pipeline with Exceptions



Exception Example


Overflow Exception on add in

```
sub $11, $2, $4
40
44
    and $12, $2, $5
48 or $13, $2, $6
4C add $1, $2, $1
50 slt $15, $6, $7
         $16, 50($7)
54 lw
```


Handler

```
$25, 1000($0)
80000180
        SW
               $26, 1004($0)
80000184
          SW
```

Exception Example: Overflow



Exception: flushing instructions



Multiple Exceptions

- Pipelining overlaps multiple instructions
 - Could have multiple exceptions at once
- Simple approach: deal with exception from earliest instruction
 - Flush subsequent instructions
- In complex pipelines
 - Multiple instructions issued per cycle
 - Out-of-order completion
 - Maintaining precise exceptions is difficult!

Imprecise Exceptions

- Just stop pipeline and save state
 - Including exception cause(s)
- Let the handler work out
 - Which instruction(s) had exceptions
 - Which to complete or flush
 - May require "manual" completion
- Simplifies hardware, but more complex handler software
- Not feasible for complex multiple-issue out-of-order pipelines