
Pipelining Analogy


- Pipelined laundry: overlapping execution
 - Parallelism improves performance



Four loads:

- Speedup = 8/3.5 = 2.3
- Infinite loads:
 - Speedup
 - $= 4n/(3+n) \approx 4$
 - = number of stages

Datapath With Control



Pipelining 을 하려면


수행된다.

- 수행할 task 를 여러 개의 sub-task 로 나누어야 함
- 각 sub-task 는 1-clock cycle 에 수행된다.
 → 즉 명령어 한 개는 여러 clock cycles 에

MIPS Pipeline


- Five stages, one step per stage
 - 1. IF: Instruction fetch from memory
 - 2. ID: Instruction decode & register read
 - 3. EX: Execute operation or calculate address
 - 4. MEM: Access memory operand
 - 5. WB: Write result back to register

MIPS Pipelined Datapath




Synchronous Digital 회로의 동작

- 클락 사이클 동안(Between clock edges) 에 Combinational 회로에서 입력 신호에 대한 출력 신호를 만든다
- combinational 회로의 input은 state elements의 output이다.
- combinational 회로의 output은 state elements의 input이다.
- clock period (clock edge 간의 간격) 은 combinational 회로의 longest delay 에 의해 정해진다.




Pipeline registers


- Need registers between stages
 - To hold information produced in previous cycle



Multi-Cycle Pipeline Diagram




tesseract from movie "interstellar" (2014)




Multi-Cycle Pipeline Diagram


Traditional form



Single-Cycle Pipeline Diagram

State of pipeline in a given cycle (CC5)






Cycle Time of Pipeline Processor

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for memory, ALU
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

Pipeline Performance





Depiction of Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
 - "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. "multi-clock-cycle" diagram
 - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store

Single-Cycle Pipeline Diagram


State of pipeline in CC5







Multi-Cycle Pipeline Diagram

showing resource usage



IF for Load at CC1





CC 6

CC 7

CC8

CC9

[0x00400034] 00a67020 add

CC 5

CC 4

CC3

Time (in clock cycles)

CC 2

IM -

CC 1

Program execution order


sub \$11, \$2, \$3


add \$12, \$3, \$4


lw \$13, 24(\$1)

add \$14, \$5, \$6

ID for Load at CC2










EX for Load at CC3









MEM for Load at CC4







WB for Load at CC5









Detailed Diagram



IF for Load at CC1







CC 6

CC 7

CC8

CC9

Time (in clock cycles)

CC 2

CC 4

CC3

CC 5

CC 1


Program execution order

add \$12, \$3, \$4


lw \$13, 24(\$1)

add \$14, \$5, \$6

ID for Load at CC2









ID for Load at CC2 (and more)

sub \$11,\$2,\$3 \longleftrightarrow instruction fetch \to Iw \$10,w20(\$1)






CC 6

CC 7

CC8

CC9

CC 5



CC 4

CC3

Time (in clock cycles)

CC 2


CC 1

Program execution order


(in instructions)

EX for Load at CC3











EX for Load at CC3 (and more)





CC 6

CC 7

CC8

CC9

Time (in clock cycles)

CC 2

CC 4

CC3

CC 5

CC 1


Program execution order


add \$12, \$3, \$4


lw \$13, 24(\$1)

add \$14, \$5, \$6


MEM for Load at CC4









MEM for Load at CC4 (and more)







WB for Load at CC5




Multi-Cycle Pipeline Diagram


resource usage









lw \$13,24(\$1) add \$12,\$3,\$4 sub \$11,\$2,\$3 lw \$10, 20(\$1) instruction fetch \rightarrow instruction decode \rightarrow execution Memory EX/MEM MEM/WB 0x00400030 0000 0000 0x0040**0**034 100011 00001 011**p**1 0000 0000 0001 1000 0x00400030 0x30000000 0x00400078 0x004 60b4 Add Add result 00000000 0x004b0030 10000000 20000000 00400024] 8c2a0014 Address Read data Data memory [10000014] 12345678 30000000 00400028] 00435822 [0040002G] QQ646020 0x40000000 40000000 [00400030] 8c200018 0000008 [00400034] 00a67020 0x30000000 10000014 01010




sub \$11,\$2,\$3 \rightarrow Iw \$10,w20(\$1) \rightarrow Instruction decode



State of pipeline at CC5




Corrected Datapath for Load




0x12345678

Single Cycle implementation




adding RegDst MUX




EX for Store





MEM for Store



WB for Store

