




Pipelining Analogy

- Pipelined laundry: overlapping execution
 - Parallelism improves performance



- Four loads:
 - Speedup
 $= 8 / 3.5 = 2.3$
- Infinite loads:
 - Speedup
 $= 4n / (3 + n) \approx 4$
 $= \text{number of stages}$

Datapath With Control



Pipelining 을 하려면

- 수행할 task 를 여러 개의 sub-task 로 나누어야 함
- 각 sub-task 는 1-clock cycle 에 수행된다.
→ 즉 명령어 한 개는 여러 clock cycles 에 수행된다.


MIPS Pipeline

- Five stages, one step per stage
 1. IF: Instruction fetch from memory
 2. ID: Instruction decode & register read
 3. EX: Execute operation or calculate address
 4. MEM: Access memory operand
 5. WB: Write result back to register

MIPS Pipelined Datapath


IF: Instruction fetch ID: Instruction decode/
register file read EX: Execute/
address calculation MEM: Memory access WB: Write back

← 1 clock cycle → ← 1 clock cycle → ← 1 clock cycle → ← 1 clock cycle → ← 1 clock cycle →




Synchronous Digital 회로의 동작

- 클럭 사이클 동안(Between clock edges) 에 Combinational 회로에서 입력 신호에 대한 출력 신호를 만든다
- combinational 회로의 input은 state elements의 output이다.
- combinational 회로의 output은 state elements의 input이다.
- clock period (clock edge 간의 간격) 은 combinational 회로의 longest delay 에 의해 정해진다.




Pipeline registers

- Need registers between stages
 - To hold information produced in previous cycle




write signals to pipeline registers are always 1

Multi-Cycle Pipeline Diagram




tesseract from movie “interstellar”(2014)



Multi-Cycle Pipeline Diagram


■ Traditional form



Single-Cycle Pipeline Diagram

■ State of pipeline in a given cycle (CC5)

| | | | | |
|--------------------|--------------------|--------------------|--------------------|------------------|
| add \$14, \$5, \$6 | lw \$13, 24 (\$1) | add \$12, \$3, \$4 | sub \$11, \$2, \$3 | lw \$10, 20(\$1) |
| Instruction fetch | Instruction decode | Execution | Memory | Write-back |




Cycle Time of Pipeline Processor

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for memory, ALU
- Compare pipelined datapath with single-cycle datapath


| Instr | Instr fetch | Register read | ALU op | Memory access | Register write | Total time |
|----------|-------------|---------------|--------|---------------|----------------|------------|
| lw | 200ps | 100 ps | 200ps | 200ps | 100 ps | 800ps |
| sw | 200ps | 100 ps | 200ps | 200ps | | 700ps |
| R-format | 200ps | 100 ps | 200ps | | 100 ps | 600ps |
| beq | 200ps | 100 ps | 200ps | | | 500ps |

Pipeline Performance

Single-cycle Implementation ($T_c = 800\text{ps}$)



Pipelined Implementation ($T_c = 200\text{ps}$)




Depiction of Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
 - “Single-clock-cycle” pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. “multi-clock-cycle” diagram
 - Graph of operation over time
- We’ll look at “single-clock-cycle” diagrams for load & store

Single-Cycle Pipeline Diagram


■ State of pipeline in CC5

| | | | | |
|--------------------|--------------------|--------------------|--------------------|------------------|
| add \$14, \$5, \$6 | lw \$13, 24 (\$1) | add \$12, \$3, \$4 | sub \$11, \$2, \$3 | lw \$10, 20(\$1) |
| Instruction fetch | Instruction decode | Execution | Memory | Write-back |



Multi-Cycle Pipeline Diagram


- showing resource usage



IF for Load at CC1

lw \$10, 20(\$1)
lw

Instruction fetch



Program
execution
order
(in instructions)


lw \$10, 20(\$1)

sub \$11, \$2, \$3

add \$12, \$3, \$4

lw \$13, 24(\$1)


add \$14, \$5, \$6



[0x00400024] 8c2a0014 lw
 [0x00400028] 00435822 sub
 [0x0040002C] 00646020 add
 [0x00400030] 8c2d0018 lw
 [0x00400034] 00a67020 add

ID for Load at CC2

lw \$t0, 20(\$t1)
Instruction decode



Program
execution
order
(in instructions)


lw \$t0, 20(\$t1)

sub \$t1, \$t2, \$t3

add \$t2, \$t3, \$t4

lw \$t3, 24(\$t1)

add \$t4, \$t5, \$t6





[0x00400024] 8c2a0014 lw
 [0x00400028] 00435822 sub
 [0x0040002C] 00646020 add
 [0x00400030] 8c2d0018 lw
 [0x00400034] 00a67020 add

EX for Load at CC3

lw \$t0, 20(\$t1)


Execution






MEM for Load at CC4

lw \$10, 20(\$1)






WB for Load at CC5


lw \$10, 20(\$1)

lw
Write back






Detailed Diagram



IF for Load at CC1

lw \$t0, 20(\$t1)

Instruction fetch



Program
execution
order
(in instructions)


lw \$t0, 20(\$t1)

sub \$t1, \$t2, \$t3

add \$t2, \$t3, \$t4

lw \$t3, 24(\$t1)

add \$t4, \$t5, \$t6




[0x00400024] 8c2a0014 lw
 [0x00400028] 00435822 sub
 [0x0040002C] 00646020 add
 [0x00400030] 8c2d0018 lw
 [0x00400034] 00a67020 add

ID for Load at CC2

| | |
|------|----------|
| \$0 | 00000000 |
| \$1 | 10000000 |
| \$2 | 20000000 |
| \$3 | 30000000 |
| \$4 | 40000000 |
| \$10 | 00000008 |
| \$11 | ... |

$$\text{lw } \$10, \underset{\text{lw}}{20}(\$1)$$

Instruction decode



Program
execution
order
(in instructions)


lw \$t0, 20(\$t1)

sub \$t1, \$t2, \$t3

add \$t2, \$t3, \$t4

lw \$t3, 24(\$t1)

add \$t4, \$t5, \$t6




[0x00400024] 8c2a0014 lw
 [0x00400028] 00435822 sub
 [0x0040002C] 00646020 add
 [0x00400030] 8c2d0018 lw
 [0x00400034] 00a67020 add

ID for Load at CC2 (and more)

← sub \$11,\$2,\$3 → lw \$10,\$20(\$1) →

instruction fetch Instruction decode



Program
execution
order
(in instructions)


lw \$t0, 20(\$t1)

sub \$t1, \$t2, \$t3

add \$t2, \$t3, \$t4

lw \$t3, 24(\$t1)

add \$t4, \$t5, \$t6




[0x00400024] 8c2a0014 lw
 [0x00400028] 00435822 sub
 [0x0040002C] 00646020 add
 [0x00400030] 8c2d0018 lw
 [0x00400034] 00a67020 add

EX for Load at CC3

lw \$10,20(\$1)

Execution



Program
execution
order
(in instructions)


lw \$10, 20(\$1)

sub \$11, \$2, \$3

add \$12, \$3, \$4

lw \$13, 24(\$1)


add \$14, \$5, \$6



[0x00400024] 8c2a0014 lw
 [0x00400028] 00435822 sub
 [0x0040002C] 00646020 add
 [0x00400030] 8c2d0018 lw
 [0x00400034] 00a67020 add

EX for Load at CC3 (and more)

← add \$12,\$3,\$4 sub \$11,\$2,\$3 lw \$10, 20(\$1) →
 instruction fetch instruction decode Execution



Program
execution
order
(in instructions)


lw \$10, 20(\$1)

sub \$11, \$2, \$3

add \$12, \$3, \$4

lw \$13, 24(\$1)

add \$14, \$5, \$6




[0x00400024] 8c2a0014 lw
 [0x00400028] 00435822 sub
 [0x0040002C] 00646020 add
 [0x00400030] 8c2d0018 lw
 [0x00400034] 00a67020 add


MEM for Load at CC4

lw \$10, 20(\$1)

lw

Memory






MEM for Load at CC4 (and more)

Diagram illustrating the MIPS pipeline stages for the instruction `lw $13, 24($1)`:

- Instruction Fetch:** The instruction `lw $13, 24($1)` is fetched.
- Instruction Decode:** The instruction is decoded.
- Execution:** The instruction is executed.
- Memory Access:** The instruction accesses memory (highlighted in blue).



Program
execution
order
(in instructions)


lw \$10, 20(\$1)

sub \$11, \$2, \$3

add \$12, \$3, \$4

lw \$13, 24(\$1)

add \$14, \$5, \$6




[0x00400024] 8c2a0014 lw
 [0x00400028] 00435822 sub
 [0x0040002C] 00646020 add
 [0x00400030] 8c2d0018 lw
 [0x00400034] 00a67020 add

WB for Load at CC5


lw \$10 20(\$1)
Write back

lw \$13,24(\$1)
← instruction decode →




Multi-Cycle Pipeline Diagram

■ resource usage



at CC5

| | | | | |
|--------------------|--------------------|--------------------|--------------------|------------------|
| add \$14, \$5, \$6 | lw \$13, 24(\$1) | add \$12, \$3, \$4 | sub \$11, \$2, \$3 | lw \$10, 20(\$1) |
| Instruction fetch | Instruction decode | Execution | Memory | Write-back |




at CC4

The diagram illustrates the MIPS instruction execution cycle, which consists of four stages: instruction fetch, instruction decode, execution, and memory access. Each stage is represented by a box with an example instruction and a duration. The total duration of the cycle is 100 ns.

| Stage | Instruction | Duration |
|-------------------------|------------------|----------|
| ← instruction fetch | lw \$13,24(\$1) | 20 ns |
| →← instruction decode → | add \$12,\$3,\$4 | 20 ns |
| ← execution → | sub \$11,\$2,\$3 | 20 ns |
| → | lw \$10, 20(\$1) | 40 ns |


The total duration of the cycle is 100 ns.



at CC3


← add \$12,\$3,\$4 sub \$11,\$2,\$3 lw \$10, 20(\$1) →

← instruction fetch → instruction decode Execution




at CC2


← sub \$11,\$2,\$3 lw \$10,_{lw}20(\$1) →
 instruction fetch Instruction decode




State of pipeline at CC5




Corrected Datapath for Load




Single Cycle implementation




adding RegDst MUX



EX for Store



MEM for Store



WB for Store

