
# **Pipelined Control (Simplified)**




# **Control Signals**

Signal name	Effect when deasserted (0)	Effect when asserted (1)
RegDst	The register destination number for the Write register comes from the rt field (bits 20:16).	The register destination number for the Write register comes from the rd field (bits 15:11).
RegWrite	None.	The register on the Write register input is written with the value on the Write data input.
ALUSrc	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign-extended, lower 16 bits of the instruction.
PCSrc	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.
MemRead	None.	Data memory contents designated by the address input are put on the Read data output.
MemWrite	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.
MemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the data memory.

## **ID** for Load at CC2






	Opcode in	Opcode in binary								
Name	decimal	Op5	Op4	Op3	Op2	Op1	Op0			
R-format	O <sub>ten</sub>	0	0	0	0	0	0			
lw	35 <sub>ten</sub>	1	0	0	0	1	1			
SW	43 <sub>ten</sub>	1	0	1	0	1	1			
beq	4 <sub>ten</sub>	0	0	0	1	0	0			

	ZXOUL		l lines	n Stugo		control line	control lines		
Instruction	RegDst	ALUOp1	ALUOp0	ALUSrc	Branch	Mem- Read	Mem- Write	Reg- Write	Memto- Reg
R-format	1	1	0	0	0	0	0	1	0
1 w	0	0	0	1	0	1	0	1	1 2
SW	Χ	0	0	1	0	0	1	0	χJ
beq	Х	0	1	0	1	0	0	0	Х

# EX for Load at CC3 (and more)



#### **Truth Table for Pipeline Control**


	Opcode in	Opcode in binary						
Name	decimal	Op5	Op4	Op3	Op2	Op1	Op0	
R-format	O <sub>ten</sub>	0	0	0	0	0	0	
lw	35 <sub>ten</sub>	1	0	0	0	1	1	
SW	43 <sub>ten</sub>	1	0	1	0	1	1	
beq	4 <sub>ten</sub>	0	0	0	1	0	0	

	Execut	ecution/address calculation stage Memory access stage control lines control lines				Write-back stage control lines			
Instruction	RegDst	ALUOp1	ALUOp0	ALUSrc	Branch	Mem- Read	Mem- Write	Reg- Write	Memto- Reg
R-format	1	1	0	0	0	0	0	1	0
1 w	0	0	0	1	0	1	0	1	1
SW	Х	0	0	1	0	0	1	0	Х
beq	Х	0	1	0	1	0	0	0	Х

## **Pipelined Control**


Control signals derived from instruction

As in single-cycle implementation




	Execution/address calculation stage control lines				1975	ory access control line	Write-back stage control lines		
Instruction	RegDst	ALUOp1	ALUOp0	ALUSrc	Branch	Mem- Read	Mem- Write	Reg- Write	Memto- Reg
R-format	1	1	0	0	0	0	0	1	0
1w	0	0	0	1	0	1	0	1	1
SW	Х	0	0	1	0	0	1	0	Х
hea	Х	0	1	0	1	0	0	0	Х

# **Pipelined Control**



#### 00000000 ID for Load at CC2 10000000 \$2 20000000 30000000 40000000 \$10-00000008 ID/EX \$11 EX/MEM 0 6 Control MEM/WB WB M IF/ID 0x00400028 Add Add Add result Shift Branch left 2 **ALUSro** 100011 00001 Address Read Read register 1 data 1 Read ALU ALU register 2 Instruction Read Registers Read 01010 Address memory result Write data data 2 register Data Write memory 0000 data Write data 0000 0001 Instruction 32 [15-0]Sign-MemRead extend control Instruction [20-16]ALUOp 0100 M Instruction u x [15-11]




#### **Truth table for ALU control**

ALI	JOp		Funct field						
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	Operation	
0	0	Х	Х	X	Х	Х	Х	0010	
Χ	1	Х	Х	Х	X	Х	Х	0110	
1	X	X	Х	0	0	0	0	0010	
1	X	X	Х	0	0	1	0	0110	
1	X	X	Х	0	1	0	0	0000	
1	X	Х	Х	0	1	0	1	0001	
1	X	X	Х	1	0	1	0	0111	

ALU operation	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	slt
1100	NOR

#### **MEM for Load at CC4**



### WB for Load at CC5

