2.5 Representing Instructions in Computer

- Instructions are encoded in binary
 - Called machine code
- MIPS instructions
 - Encoded as 32-bit instruction words

Representation of a Program


- High-level language
 - Level of abstraction closer to the problem domain
 - Provides productivity and portability
- Assembly language
 - Textual representation of instructions
- Hardware representation
 - Binary digits (bits)
 - Encoded instructions and data


```
void swap (int v[], int k){
                   int temp;
                                 source file
                   temp = v[k]:
                   v[k] = v[k+1];
                   v(k+1) = temp:
               compiler
                   $2, $5, 2
   swap:
              add $2, $4, $2
                  $15, 0($2)
                  $16, 4($2)
                   $16, 0($2)
                   $15, 4($2)
                   $31
              assembler
                             executable file
0000 0000 0000 0101 0001 0000 1000
          0100 1111 0000 0000
     1100 0101 0000 0000 0000
```

0101 0000 0000 0000


0000

1110 0000 0000 0000 0000 1000






QtSPIM is linked to the Qt library, which is distributed under the GNU Lesser General Public License version 3 and version 2.1.




MIPS R-format Instructions



Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)

R-format Example: add




special	\$s1	\$s2	\$t0	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

 $00000010001100100100000000100000_2 = 02324020_{16}$

MIPS opcode map

Appendix A-50



1

MIPS Reference Data



CORE INSTRUCTI	ON SE	т			OPCODE
		FOR-			/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{hex}
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	chex
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	$4_{ m hex}$
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2_{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3_{hex}
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	$24_{\rm hex}$
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	$25_{ m hex}$
Load Linked	11	I	R[rt] = M[R[rs]+SignExtImm]	(2,7)	30_{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}
Load Word	lw	I	R[rt] = M[R[rs]+SignExtImm]	(2)	23_{hex}
Nor	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$		0 / 27 _{hex}
Or	or	R	$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{hex}
Or Immediate	ori	I	R[rt] = R[rs] ZeroExtImm	(3)	d_{hex}
			f. 1 - f. 1	4-7	

Pseudoinstructions follow roughly the same conventions, but omit instruction encoding information. For example:

Multiply (without overflow)

```
mul rdest, rsrc1, src2 pseudoinstruction
```

In pseudoinstructions, rdest and rsrc1 are registers and src2 is either a register or an immediate value. In general, the assembler and SPIM translate a more general form of an instruction (e.g., add \$v1, \$a0, 0x55) to a specialized form (e.g., addi \$v1, \$a0, 0x55).

Arithmetic and Logical Instructions

Absolute value


```
abs rdest, rsrc pseudoinstruction
```

Put the absolute value of register rsrc in register rdest.

Addition (with overflow) add rd, rs, rt 0 rs rt rd 0 0x20 6 5 5 5 5 6


Disassemble the following MIPS instruction (기계어→어셈블리어)

 $\begin{array}{rll} \bullet & 0x00853022 \\ = & 0000\ 0000\ 1000\ 0101\ 0011\ 0000\ 0010\ 0010 \\ = & 000000\ 00100\ 00101\ 00110\ 00000\ 100010 \end{array}$




MIPS opcode map

Appendix A-50



R-format instructions

- add / addu
- sub / subu
- or / and / nor
- sll / srl




 $000000\ 00000\ 10000\ 01010\ 00100\ 000000$ $0000\ 0000\ 0001\ 0000\ 0101\ 0001\ 0000\ 0000$ = 0x00105100

PRess															
PC = 0		FP Regs	Int	Regs [16]				Data	Text						
EPC = 0	80		Int Reg	js (16)	80				Text						
Cause = 0	PC		=	0			User Text Segme	nt [0	040000	0][0	0440000]			
BadVAddr = 0	EPC		=	0	[00400000]	8fa40000	lw \$4, 0(\$29)		;	183:	lw \$a0	0(\$sp)	# arg	C	
Status = 3000ff10	Caus	se	=	0	[00400004]	27a50004									
The content of the	Bady	/Addr	=	0	[00400008]	24a60004			,	: 185:	addiu \$	a2 \$a1	4 # e.	nvp	
HI = 0	Stat	cus	=	3000ff10					,	: 186:	sll \$v0	\$a0 2			
LO = 0 [00400018] 00000000 nop ; 189: nop [0040001c] 3402000a ori \$2, \$0, 10 ; 191: 1i \$v0 10 ; 191: 10 ; 191: 1i \$v0 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191: 10 ; 191:													vo		
R0 [r0] = 0				-			jal 0x00400024	[main] ;			n			
R0 [r0] = 0	LO		=	0					;						
R1 [at] = 0									;		-				
R2 [v0] = 0 R3 [v1] = 0 R4 [a0] = 0 R5 [a1] = 0 R6 [a2] = 7ffffe3c R7 [a3] = 0 R8 [t0] = 0 R9 [t1] = 0 R9 [t1] = 0 R10 [t2] = 0 R11 [t3] = 0 R13 [t5] = 0 R2 [v0] = 0 R3 [v1] = 0 R4 [a0] = 0 R5 [a1] = 0 R5 [a1] = 0 R6 [a2] = 7ffffe3c R7 [a3] = 0 R7 [a3] = 0 R8 [t0] = 0 R9 [t1] = 0 R13 [t5] = 0 R14 [t3] = 0 R15 [t4] = 0 R15 [t4] = 0 R15 [t5] = 0 R16 [t0] = 0 R17 [t5] = 0 R17 [t5] = 0 R18 [t5] = 0 R19 [t1] = 0 R19 [t1] = 0 R19 [t1] = 0 R10 [t2] = 0 R10 [t2] = 0 R10 [t2] = 0 R11 [t3] = 0 R11 [t3] = 0 R12 [t4] = 0 R13 [t5] = 0 R14 [t5] = 0 R15 [t5] = 0 R15 [t5] = 0 R16 [t5] [t5] [t5] [t5] [t5] [t5] [t5] [t5]									;						
R3 [v1] = 0 R4 [a0] = 0 R5 [a1] = 0 R6 [a2] = 7ffffe3c R7 [a3] = 0 R8 [t0] = 0 R9 [t1] = 0 R9 [t1] = 0 R9 [t1] = 0 R10 [t2] = 0 R11 [t3] = 0 R12 [t4] = 0 R13 [t5] = 0 R14 [a0] = 0 R5 [a1] = 0 R6 [a0] = 0 R6 [a2] = 7ffffe3c R6 [a2] = 7ffffe3c R7 [a3] = 0 R8 [t0] = 0 R9 [t1] = 0 R9 [t1] = 0 R13 [t5] = 0 R14 [t3] = 0 R15 [t4] = 0 R15 [t4] = 0 R15 [t5] = 0 R17 [t5] = 0 R18 [t5] = 0 R19 [t5] = 0 R10 [t5] = 0 R10 [t5] = 0 R10 [t5] = 0 R11 [t5] = 0 R11 [t5] = 0 R12 [t4] = 0 R13 [t5] = 0 R13 [t5] = 0 R14 [t5] = 0 R15 [t5] = 0 R15 [t5] = 0 R17 [t5] = 0 R18 [t5] = 0 R19 [t5] = 0 R19 [t5] = 0 R10 [t5] = 0 R11 [t5] = 0 R11 [t5] = 0 R11 [t5] = 0 R12 [t4] = 0 R13 [t5] = 0 R11 [t5] = 0 R11 [t5] = 0 R11 [t5] = 0 R12 [t4] = 0 R13 [t5] = 0 R11 [t5] = 0 R11 [t5] = 0 R11 [t5] = 0 R11 [t5] = 0 R12 [t4] = 0 R12 [t4] = 0 R13 [t5] = 0 R11 [t5] = 0 R11 [t5] = 0 R11 [t5] = 0 R11 [t5] = 0 R12 [t4] = 0 R13 [t5] = 0 R15 [t5] = 0 R															
R4 [a0] = 0 R5 [a1] = 0 R6 [a2] = 7ffffe3c R7 [a3] = 0 R8 [t0] = 0 R9 [t1] = 0 R9 [t1] = 0 R9 [t2] = 0 R12 [t4] = 0 R13 [t5] = 0 R6 [a2] = 7ffffe3c R6 [a2] = 7ffffe3c R6 [a2] = 7ffffe3c R7 [a3] = 0 R8 [t0] = 0 R9 [t1] = 0 R9 [t1] = 0 R9 [t2] = 0 R9 [t2] = 0 R10 [t2] = 0 R10 [t2] = 0 R10 [t2] = 0 R11 [t3] = 0 R12 [t4] = 0 R13 [t5] = 0 R14 [t5] = 0 R15 [t5] = 0 R15 [t5] = 0 R16 [t2] = 0 R17 [t3] = 0 R18 [t5] = 0 R19 [t2] = 0 R2 [t2] = 0 R3 [t2] = 0 R4 [t2] = 0 R5 [t2		-										•			
R5 [a1] = 0	R3				[0040002c]	00105100	sll \$10, \$16, 4		;	: 6: sl	1 \$10,	\$16, 4	# 0x0	<i>010510</i>	0
R6 [a2] = 7ffffe3c [80000180] 0001d821 addu \$27, \$0, \$1		-													
R7 [a3] = 0															
R8 [t0] = 0															
R9 [t1] = 0 [80000188] ac220200 sw \$2, 512(\$1) R10 [t2] = 0 [8000018c] 3c019000 lui \$1, -28672 ; 93: sw \$a0 s2 # But we need to a these registers R12 [t4] = 0 [80000190] ac240204 sw \$4, 516(\$1) R13 [t5] = 0 [80000194] 401a6800 mfc0 \$26, \$13 ; 95: mfc0 \$k0 \$13 # Cause register							lui \$1, -28672		;	: 92: s	w \$v0 s	1 # Not	: re-e.	ntrant	а
R10 [t2] = 0 [8000018c] 3c019000 lui \$1, -28672 ; 93: sw \$a0 s2 # But we need to a these registers R12 [t4] = 0 [80000190] ac240204 sw \$4, 516(\$1) R13 [t5] = 0 [80000194] 401a6800 mfc0 \$26, \$13 ; 95: mfc0 \$k0 \$13 # Cause register		-													
R11 [t3] = 0							,								
R12 [t4] = 0 [80000190] ac240204 sw \$4, 516(\$1) R13 [t5] = 0 [80000194] 401a6800 mfc0 \$26, \$13 ; 95: mfc0 \$k0 \$13 # Cause register							lui \$1, -28672		,	: 93: s	w \$a0 s.	2 # But	we n	eed to	и
R13 [t5] = 0 [80000194] 401a6800 mfc0 \$26, \$13 ; 95: mfc0 \$k0 \$13 # Cause registe															
													_	_	
															tе
R14 [t6] = 0 [80000198] 001a2082 srl \$4, \$26, 2 ; 96: srl \$a0 \$k0 2 # Extract							srl \$4, \$26, 2		,	96: s	rl \$a0	\$k0 2 #	Extr	act	

Memory and registers cleared

SPIM Version 9.1.20 of August 29, 2017 Copyright 1990-2017 by James Larus. All Rights Reserved.

ExcCode Field



Disassemble


0x016C6820

 $= 0000\ 0001\ 0110\ 1100\ 0110\ 1000\ 0010\ 0000$

000000 01011 01100 01101 00000 100000

add \$13, \$11, \$12

R-format Example: add



special	\$t3	\$t4	\$t5	0	add
	11	12	13	0	32
	11	12	13	U	32
000000	01011	01100	01101	00000	100000

0000 0001 0110 1100 0110 1000 0010 $0000_2 = 016c6820_{16}$