

# **Arm® RME Architecture Compliance Bare-metal**

Version 2.0

## **User Guide**

Non-Confidential

Issue 01

Copyright © 2023-2024 Arm Limited (or its affiliates). 109412\_0200\_01\_en All rights reserved.



# Arm® RME Architecture Compliance Bare-metal **User Guide**

Copyright © 2023–2024 Arm Limited (or its affiliates). All rights reserved.

#### Release Information

#### **Document history**

Issue	Date	Confidentiality	Change
0200-01	15 November 2024	Non-Confidential	Beta release for issue B
0100-02	9 August 2024	Non-Confidential	First internal release
0100-01	13 December 2023	Non-Confidential	First release for v1.0
0700-01	6 November 2023	Non-Confidential	First release

### **Proprietary Notice**

This document is protected by copyright and other related rights and the use or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm Limited ("Arm"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether the subject matter of this document infringes any third party patents.

The content of this document is informational only. Any solutions presented herein are subject to changing conditions, information, scope, and data. This document was produced using reasonable efforts based on information available as of the date of issue of this document. The scope of information in this document may exceed that which Arm is required to provide, and such additional information is merely intended to further assist the recipient and does not represent Arm's view of the scope of its obligations. You acknowledge and agree that you possess the necessary expertise in system security and functional safety and that you shall be solely responsible for compliance with all legal, regulatory, safety and security related requirements concerning your products, notwithstanding any information or support that may be provided by Arm herein. In addition, you are responsible for any applications which are used in conjunction with any Arm technology described in this document, and to minimize risks, adequate design and operating safeguards should be provided for by you.

This document may include technical inaccuracies or typographical errors. THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, any patents, copyrights, trade secrets, trademarks, or other rights.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Reference by Arm to any third party's products or services within this document is not an express or implied approval or endorsement of the use thereof.

This document consists solely of commercial items. You shall be responsible for ensuring that any permitted use, duplication, or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of this document shall prevail.

The validity, construction and performance of this notice shall be governed by English Law.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

PRE-1121-V1.0

## **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

#### **Product Status**

The information in this document is for a Beta product, that is a product under development.

#### Feedback on content

Information about how to give feedback on the content.

If you have comments on content then send an e-mail to support-rme-acs@arm.com. Give:

- The title Arm® RME Architecture Compliance Bare-metal User Guide.
- The number 109412\_0200\_01\_en.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.

Arm also welcomes general suggestions for additions and improvements.



Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader.

## Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

This document includes language that can be offensive. We will replace this language in a future issue of this document.

To report offensive language in this document, email terms@arm.com.

# **Contents**

1. Introduction	
1.1 Conventions	
1.2 Useful resources	
1.3 Other information	8
2. Overview to RME ACS	
2.1 Abbreviations	1C
2.2 RME ACS	11
2.3 ACS design	11
2.4 Steps to customize bare-metal code	12
2.4.1 Test components	12
3. Execution of RME ACS	13
3.1 SoC emulation environment	13
3.1.1 PE	13
3.1.2 PCle	14
3.1.3 SMMU and device tests	15
3.1.4 GIC	19
3.1.5 Timer	20
4. Porting requirements	21
4.1 PAL implementation	21
4.1.1 PE	21
4.1.2 GIC	22
4.1.3 Timer	22
4.1.4 IOVIRT	22
4.1.5 PCle	23
4.1.6 SMMU	24
4.1.7 Peripheral	25
4.1.8 Exerciser	25
4.1.9 Miscellaneous	26
5 RME ACS flow	28

A. Revisions	30
A.1 Revisions	30

## 1. Introduction

## 1.1 Conventions

The following subsections describe conventions used in Arm documents.

#### Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: developer.arm.com/glossary.

Convention	Use	
italic	Citations.	
bold	Terms in descriptive lists, where appropriate.	
monospace	Text that you can enter at the keyboard, such as commands, file and program names, and source code.	
monospace <u>underline</u>	A permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.	
<and></and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments.  For example:  MRC p15, 0, <rd>, <crn>, <crm>, <opcode_2></opcode_2></crm></crn></rd>	
SMALL CAPITALS	Terms that have specific technical meanings as defined in the Arm® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.	



We recommend the following. If you do not follow these recommendations your system might not work.



Your system requires the following. If you do not follow these requirements your system will not work.



You are at risk of causing permanent damage to your system or your equipment, or of harming yourself.



This information is important and needs your attention.



This information might help you perform a task in an easier, better, or faster way.



This information reminds you of something important relating to the current content.

## 1.2 Useful resources

This document contains information that is specific to this product. See the following resources for other useful information.

Access to Arm documents depends on their confidentiality:

- Non-Confidential documents are available at developer.arm.com/documentation. Each document link in the following tables goes to the online version of the document.
- Confidential documents are available to licensees only through the product package.

Arm product resources	Document ID	Confidentiality
Arm® RME Architecture Compliance User Guide	108005	Non-Confidential
Arm® RME Architecture Compliance Validation Methodology	108004	Non-Confidential



Arm tests its PDFs only in Adobe Acrobat and Acrobat Reader. Arm cannot guarantee the quality of its documents when used with any other PDF reader.

Adobe PDF reader products can be downloaded at http://www.adobe.com.

## 1.3 Other information

See the Arm® website for other relevant information.

- Arm® Developer.
- Arm® Documentation.

- Technical Support.
- Arm® Glossary.

## 2. Overview to RME ACS

This chapter provides an overview on Arm RME ACS, the ACS design, and steps to customize the bare-metal code.

## 2.1 Abbreviations

The following table lists the abbreviations used in this document.

Table 2-1: Abbreviations and expansions

Abbreviation	Expansion
ACS	Architecture Compliance Suite
DMA	Direct Memory Access
ECAM	Enhanced Configuration Access Mechanism
GIC	Generic Interrupt Controller
IORT	Input Output Remapping Table
IOVIRT	Input Output Virtualization
ITS	Interrupt Translation Service
MPAM	Memory System Resource Partitioning and Monitoring
MPIDR	Multiprocessor ID Register
MSI	Message-Signaled Interrupt
PAL	Platform Abstraction Layer
PCle	Peripheral Component Interconnect Express
PE	Processing Element
PMU	Performance Monitoring Unit
RAS	Reliability, Availability, and Serviceability
RC	Root Complex
RP	Root Port
RME	Realm Management Extension
RMM	Realm Management Monitor
SoC	System on Chip
SMC	Secure Monitor Call
SMMU	System Memory Management Unit
UART	Universal Asynchronous Receiver and Transmitter
UEFI	Unified Extensible Firmware Interface
VAL	Validation Abstraction Layer

### 2.2 RME ACS

The RME architecture defines the set of hardware features and properties that are required to comply with the Arm CCA architecture. The Arm Confidential Compute Architecture (Arm CCA) enables the construction of protected execution environments called Realms. Realms allow lower-privileged software, such as application or a Virtual Machine to protect its content and execution from attacks by higher-privileged software, such as an OS or a hypervisor.

Arm provides a test suite named Architecture Compliance Suite (ACS) which contains self-checking portable C-based test cases to verify the compliance of hardware platforms to Realm Management Extension (RME).

For more information on Arm RME ACS, see the README.

## 2.3 ACS design

The ACS is designed in a layered architecture that consists of the following components:

- Platform Abstraction Layer (PAL) is a C-based, Arm-defined API that you can implement. It
  abstracts features whose implementation varies from one target system to another. Each test
  platform requires a PAL implementation of its own. PAL APIs are meant for the compliance test
  to reach or use other abstractions in the test platform such as the UEFI infrastructure and baremetal abstraction.
  - For each component, PAL implementation must populate a data structure which involves supplying SoC-specific information such as base addresses, IRQ numbers, capabilities of PE, PCIe, RC, SMMU, DMA, and others.
  - PAL also uses client drivers underneath to retrieve certain device-specific information and to configure the devices.
- Validation Abstraction Layer (VAL) provides an abstraction over PAL and does not change based on the platform. This layer uses PAL layer to achieve a certain functionality. The following example achieves read memory functionality.

```
val_pcie_read_cfg -> pal_pcie_read_cfg
```

- Test pool is a layer which contains a list of test cases implemented for each component.
- Application is the top-level layer which allocates memory for component-specific tables and executes the test cases for each component.

The ACS test components are classified as follows:

- GIC
- SMMU
- RME
- Legacy System

## 2.4 Steps to customize bare-metal code

The following are the steps to customize bare-metal code for different platforms.



The pal baremetal reference code is located in pal\_baremetal.

1. Create a directory under the pal baremetal/FVP folder.

```
mkdir <platform name>
```

2. Copy the reference code from pal\_baremetal/FVP/RDN2 folder to <platform\_name>.

```
cp -r FVP/RDN2/ platform name/
```

- 3. Port all the required APIs. For more details on the list of APIs, see the Porting requirements.
- 4. Modify the file platform\_name/include/platform\_override\_fvp.h with platform-specific information. For more details on sample implementation, see the Execution of RME ACS.

### 2.4.1 Test components

The following table lists the bare-metal components for each test implementation.

Table 2-2: Bare-metal components

Components	Files
GIC	pal_gic.c
RAS	pal_ras.c
SMMU	pal_smmu.c
Legacy System	pal_misc.c



PAL implementation requires porting when the underlying platform design changes.

## 3. Execution of RME ACS

This chapter provides information on the execution of the RME ACS on a full-chip SoC emulation environment.

## 3.1 SoC emulation environment

Executing RME ACS on a full-chip emulation environment requires implementation of PAL. This involves providing a collection of SoC-specific information such as capabilities, base addresses, IRQ numbers to the test logic.

In Unified Extensible Firmware Interface (UEFI) base systems, all the static information is present in UEFI tables. The PAL implementation which is based on UEFI, uses the generated header file for populating data structures. For a bare-metal system, this information must be supplied in a tabular format which becomes easy for PAL API implementation.

#### 3.1.1 PE

This section provides information on the number of PEs in the system.

#### PE-specific information

Tests contain comparison of Multiprocessor ID Register (MPIDR) values with actual values read from register. Such interrupts are generated for the Performance Monitoring Unit (PMU) lines and tested.

#### PLATFORM\_OVERRIDE\_PEx\_MPIDR:

MPIDR register value represents the xth PE hierarchy (cluster, core).

#### PLATFORM\_OVERRIDE\_PEx\_INDEX:

Represents the xth PE.

#### PLATFORM\_OVERRIDE\_PEx\_PMU\_GSIV:

PMU interrupt number for xth PE.

A platform with eight PEs is populated as follows:

#define PLATFORM_OVERRIDE_PE_CNT	0x8
#define PLATFORM_OVERRIDE_PE0_INDEX	0x0
#define PLATFORM_OVERRIDE_PE0_MPIDR	0x0
#define PLATFORM_OVERRIDE_PE0_PMU_GSIV	0x17
#define PLATFORM_OVERRIDE_PE1_INDEX #define PLATFORM_OVERRIDE_PE1_MPIDR #define PLATFORM_OVERRIDE_PE1_PMU_GSIV	0x1 0x100 0x17
#define PLATFORM_OVERRIDE_PE2_INDEX	0x2
#define PLATFORM_OVERRIDE_PE2_MPIDR	0x200

```
#define PLATFORM OVERRIDE PE2 PMU GSIV 0x17
#define PLATFORM_OVERRIDE_PE3_INDEX
                                           0x3
#define PLATFORM OVERRIDE PE3 MPIDR
                                           0x300
#define PLATFORM OVERRIDE PE3 PMU GSIV 0x17
#define PLATFORM OVERRIDE PE4 INDEX
                                           0x4
#define PLATFORM OVERRIDE PE4 MPIDR
                                           0x10000
#define PLATFORM OVERRIDE PE4 PMU GSIV 0x17
#define PLATFORM OVERRIDE PE5 INDEX
                                           0x5
#define PLATFORM OVERRIDE PE5 MPIDR
                                           0x10100
#define PLATFORM OVERRIDE PE5 PMU GSIV 0x17
#define PLATFORM OVERRIDE PE6 INDEX
                                           0×6
                                           0x10200
#define PLATFORM OVERRIDE PE6 MPIDR
#define PLATFORM OVERRIDE PE6 PMU GSIV 0x17
#define PLATFORM OVERRIDE PE7 INDEX
                                           0 \times 7
#define PLATFORM_OVERRIDE_PE7_MPIDR 0x10
#define PLATFORM_OVERRIDE_PE7_PMU_GSIV 0x17
                                           0x10300
```

Header file representation:

```
typedef struct {
uint32 t num_of_pe;
} PE_INFO_HDR;

/**
@brief structure instance for PE entry
**/
typedef struct {
uint32_t pe_num; //< PE Index
uint32_t attr; //< PE attributes
uint64_t mpidr; //< PE MPIDR
uint32_t pmu_gsiv; //< PMU Interrupt ID
} PE_INFO_ENTRY;

typedef struct {
PE_INFO_ENTRY;

PE_INFO_ENTRY pe_info[];
} PE_INFO_TABLE;</pre>
```

#### 3.1.2 PCle

This section provides information on the number of Peripheral Component Interconnect express (PCle) root ports and the information required for PCle enumeration.

#### PLATFORM\_OVERRIDE\_PCIE\_BAR64\_VAL:

The address required for 64-bit Prefetchable Memory Base.

#### PLATFORM\_OVERRIDE\_PCIE\_BAR32NP\_VAL:

The address required for 32-bit Non-Prefetchable Memory Base.

#### PLATFORM\_OVERRIDE\_PCIE\_BAR32P\_VAL:

The address required for 32-bit Prefetchable Memory Base.

Parameters required for the PCle enumeration for a platform is populated as follows:

```
/* PCIe BAR config parameters*/

#define PLATFORM_OVERRIDE_PCIE_BAR64_VAL 0x500000000

#define PLATFORM_OVERRIDE_PCIE_BAR32NP_VAL 0x60700000

#define PLATFORM_OVERRIDE_PCIE_BAR32P_VAL 0x60000000
```

#### PLATFORM\_OVERRIDE\_NUM\_ECAM:

Represents the number of Enhanced Configuration Access Mechanism (ECAM) regions in the system.

#### PLATFORM\_OVERRIDE\_PCIE\_ECAM\_BASE\_ADDR\_x:

ECAM base address: ECAM maps PCIe configuration space to a memory address. The memory address to the current configuration space must be provided here.

#### PLATFORM\_OVERRIDE\_PCIE\_SEGMENT\_GRP\_NUM\_x:

Segment number of the xth ECAM region.

#### PLATFORM\_OVERRIDE\_PCIE\_START\_BUS\_NUM\_x:

Starting bus number of the xth ECAM region.

#### PLATFORM\_OVERRIDE\_PCIE\_END\_BUS\_NUM\_x:

Ending bus number of the xth ECAM region.

A platform with one ECAM region is populated as follows:

```
/* PCIE platform config parameters */
#define PLATFORM_OVERRIDE_NUM_ECAM 1

/* Platform config parameters for ECAM_0 */
#define PLATFORM_OVERRIDE_PCIE_ECAM_BASE_ADDR_0 0x60000000
#define PLATFORM_OVERRIDE_PCIE_SEGMENT_GRP_NUM_0 0x0
#define PLATFORM_OVERRIDE_PCIE_START_BUS_NUM_0 0x0
#define PLATFORM_OVERRIDE_PCIE_END_BUS_NUM_0 0xff
```

Header file representation:

```
typedef struct {
  uint64_t ecam_base; ///< ECAM Base address
  uint32_t segment_num; ///< Segment number of this ECAM
  uint32_t start_bus_num; ///< Start Bus number for this ecam space
  uint32_t end bus_num; ///< Last Bus number
} PCIE_INFO_BLOCK;

typedef struct {
  uint32_t num_entries;
  PCIE_INFO_BLOCK block[];
} PCIE_INFO_TABLE;</pre>
```

#### 3.1.3 SMMU and device tests

This section provides an overview on SMMU and the device tests. It also provides information on the number of IOVIRT nodes, SMMUs, RC, Named component, PMCG, ITS blocks, I/O

virtualization node-specific information, SMMU node-specific information, RC-specific information, and I/O virtual address mapping.

#### 3.1.3.1 Number of IOVIRT Nodes

Parameters to be filled are:

#define IORT\_NODE\_COUNT 0x13

#### IORT\_NODE\_COUNT:

Represents the total number of Root Complex (RC), SMMU, ITS, PMCG, and other nodes represented in IORT structure.

#### 3.1.3.2 Number of SMMUs

Parameters to be filled are:

#define IOVIRT\_SMMUV3\_COUNT 5

#define IOVIRT\_SMMUV2\_COUNT 0

#### SMMU\_COUNT:

Represents the number of SMMUs in the system.

#### 3.1.3.3 Number of RCs

Parameters to be filled are:

#define RC COUNT 0x1

#### RC\_COUNT:

Represents the number of RCs present in the system.

#### 3.1.3.4 Number of PMCGs

Parameters to be filled are:

#define PMCG\_COUNT 0x1

#### PMCG\_COUNT:

Represents the number of Performance Monitor Counter Groups (PMCGs) present in the system.

#### 3.1.3.5 Number of named components

Parameters to be filled are:

```
#define IOVIRT_NAMED_COMPONENT_COUNT 2
```

#### IOVIRT\_NAMED\_COMPONENT\_COUNT

Represents the number of named components present in the system.

#### 3.1.3.6 Number of ITS blocks

Parameters to be filled are:

```
#define IOVIRT_ITS_COUNT 0x1
```

#### IOVIRT\_ITS\_COUNT:

Represents the number of Interrupt Translation Service (ITS) nodes in the system.

#### 3.1.3.7 I/O virtualization node-specific information

Header file representation:

```
typedef struct {
uint32_t type;
uint32_t num_data_map;
NODE_DATA data;
uint32_t flags;
NODE_DATA_MAP_data_map[];
}IOVIRT_BLOCK;

typedef union {
char name[MAX_NAMED_COMP_LENGTH];
IOVIRT_RC_INFO_BLOCK rc;
IOVIRT_PMCG_INFO_BLOCK pmcg;
uint32_t its_count;
SMMU_INFO_BLOCK smmu;
}NODE_DATA;
```

#### 3.1.3.8 SMMU node-specific information

Header file representation:

#### IOVIRT\_SMMUV3\_BASE\_ADDRESS:

Represents the SMMU base address in the system.

#### 3.1.3.9 Root Complex node specific information

Header file representation:

#### 3.1.3.10 PMCG node-specific information

Header file representation:

```
typedef struct {
  uint64 t base;
  uint32 t overflow_gsiv;
  uint32 t node_ref;
} IOVIRT_PMCG_INFO_BLOCK;
```

### 3.1.3.11 Named component node specific information

Header file representation:

```
typedef struct {
uint64_t smmu_base; /* SMMU base to which component is attached, else NULL */
uint32_t cca; /* Cache Coherency Attribute */
char name[MAX_NAMED_COMP_LENGTH]; /* Device object name */
} IOVIRT_NAMED_COMP_INFO_BLOCK;
```

#### Named component specific information on Coresight components

Header file representation

```
typedef struct {
  char identifier[MAX_CS_COMP_LENGTH]; // Hardware ID for Coresight ARM
  implementations
  char dev_name[MAX_CS_COMP_LENGTH]; // Device name of Coresight components
} PLATFORM_OVERRIDE_CORESIGHT_COMP_INFO_BLOCK;

typedef struct {
  PLATFORM_OVERRIDE_CORESIGHT_COMP_INFO_BLOCK component[CS_COMPONENT_COUNT];
} PLATFORM_OVERRIDE_CS_COMP_NODE_DATA;
```

#### 3.1.3.12 I/O virtual address mapping

Header file representation:

```
typedef struct {
  uint32_t input_base;
  uint32_t id_count;
  uint32_t output_base;
  uint32_t output_ref;
}ID_MAP;
```

#### 3.1.4 GIC

This section provides the parameters for Generic Interrupt Controller (GIC) specific test.

#### **GIC-specific tests**

Parameters to be filled are:

```
#define PLATFORM OVERRIDE GICD COUNT
                                                        0x1
#define PLATFORM_OVERRIDE_GICRD_COUNT
#define PLATFORM_OVERRIDE_GICITS_COUNT
                                                       0x1
                                                       0x1
#define PLATFORM OVERRIDE GICH COUNT
                                                       0x1
#define PLATFORM_OVERRIDE_GICMSIFRAME_COUNT 0x0
#define PLATFORM OVERRIDE GICC TYPE
#define PLATFORM OVERRIDE GICD TYPE
                                                       0x1000
                                                       0×1001
#define PLATFORM_OVERRIDE_GICC_GICRD_TYPE 0x1002
#define PLATFORM_OVERRIDE_GICR_GICRD_TYPE
#define PLATFORM_OVERRIDE_GICITS_TYPE
                                                       0x1003
                                                       0×1004
#define PLATFORM OVERRIDE GICMSIFRAME TYPE 0x1005
#define PLATFORM OVERRIDE GICH TYPE
#define PLATFORM OVERRIDE GICC BASE
                                                       0x1006
                                                       0x30000000
#define PLATFORM OVERRIDE GICD BASE
                                                       0x30000000
#define PLATFORM OVERRIDE GICRD BASE
                                                      0x300C0000
#define PLATFORM_OVERRIDE_GICITS_BASE
#define PLATFORM_OVERRIDE_GICH_BASE
                                                       0x30040000
                                                       0x2C010000
#define PLATFORM OVERRIDE GICITS ID
#define PLATFORM OVERRIDE GICIRD LENGTH
                                                      (0x20000*8)
```

Header file representation:

```
typedef struct {
  uint32_t gic_version;
  uint32_t num_gicc;
  uint32_t num_gicd;
  uint32_t num_gicd;
  uint32_t num_gicits;
  uint32_t num_gicits;
  uint32_t num_gich;
  uint32_t gicc_type;
  uint32_t gicd_type;
  uint32_t gicd_type;
  uint32_t gicrd_type;
  uint32_t gicrd_length;
  uint32_t gicrd_length;
  uint32_t gicits_type;
  uint64_t gicc_base[PLATFORM_OVERRIDE_GICC_COUNT];
  uint64_t gicrd_base[PLATFORM_OVERRIDE_GICR_COUNT];
  uint64_t gicrd_base[PLATFORM_OVERRIDE_GICR_COUNT];
  uint64_t gicits_base[PLATFORM_OVERRIDE_GICTS_COUNT];
  uint64_t gicits_id[PLATFORM_OVERRIDE_GICTS_COUNT];
  uint64_t gicits_id[PLATFORM_OVERRIDE_GICTS_COUNT];
  uint64_t gicits_id[PLATFORM_OVERRIDE_GICTS_COUNT];
  uint64_t gicmsiframe_base[PLATFORM_OVERRIDE_GICH_COUNT];
  uint64_t gicmsiframe_base[PLATFORM_OVERRIDE_GICH_COUNT];
  uint64_t gicmsiframe_base[PLATFORM_OVERRIDE_GICMSIFRAME_COUNT];
  uint64_t gicmsiframe_base[P
```

```
uint32_t gicmsiframe_flags[PLATFORM_OVERRIDE_GICMSIFRAME_COUNT];
uint32_t gicmsiframe_spi_count[PLATFORM_OVERRIDE_GICMSIFRAME_COUNT];
uint32_t gicmsiframe_spi_base[PLATFORM_OVERRIDE_GICMSIFRAME_COUNT];
} PLATFORM_OVERRIDE_GIC_INFO_TABLE;
```

#### 3.1.5 Timer

This section provides the parameters for timer-specific tests.

#### 3.1.5.1 Timer information

Parameters to be filled are:

```
#define PLATFORM_OVERRIDE_PLATFORM_TIMER_COUNT  0x2
#define PLATFORM_OVERRIDE_S_EL1_TIMER_GSIV  0x1D
#define PLATFORM_OVERRIDE_NS_EL1_TIMER_GSIV  0x1E
#define PLATFORM_OVERRIDE_NS_EL2_TIMER_GSIV  0x1A
#define PLATFORM_OVERRIDE_VIRTUAL_TIMER_GSIV  0x1B
#define PLATFORM_OVERRIDE_EL2_VIR_TIMER_GSIV  28
```

Header file representation:

```
typedef struct {
uint32 t s ell timer flag;
uint32 t ns ell timer flag;
uint32_t el2_timer_flag;
uint32_t el2_virt_timer_flag;
uint32_t s_el1_timer_gsiv;
uint32 t ns ell timer gsiv;
uint32_t el2_timer_gsiv;
uint32_t virtual_timer_flag;
uint32_t virtual_timer_gsiv;
uint32_t el2_virt_timer_gsiv;
uint32_t num_platform_timer;
uint32_t num_watchdog;
uint32 t sys timer status;
}TIMER INFO HDR;
typedef struct {
uint32_t type;
uint32_t timer_count;
uint64 t block cntl base;
uint8_t frame_num[8];
uint64_t GtCntBase[8];
uint64_t GtCntEl0Base[8];
uint32 t gsiv[8];
uint32_t virt_gsiv[8];
uint32_t flags[8];
}TIMER INFO GTBLOCK;
typedef struct {
TIMER INFO HDR header;
TIMER INFO GTBLOCK gt info[];
}TIMER INFO TABLE;
```

# 4. Porting requirements

This chapter provides information on different PAL APIs in PE, GIC, timer, IOVIRT, PCIe, SMMU, peripheral, DMA, PMU, MPAM, RAS, exerciser, and other miscellaneous APIs.

## 4.1 PAL implementation

PAL is a C-based, Arm-defined API that you can implement. Each test platform requires a PAL implementation of its own.

The bare-metal reference code provides a reference implementation for a subset of APIs. Additional code must be implemented to match the target SoC implementation under the tests.

There are two implementation types for the PAL APIs and are classified in the following tables:



- Yes: indicates that the implementation of this API is already present. Since the values are platform-specific, it must be taken from the platform configuration file
- Platform-specific: you must implement all the APIs that are marked as platform-specific.

#### 4.1.1 PE

The following table lists the different types of APIs in PE.

Table 4-1: PE APIs and their details

API name	Function prototype	Implementation
create_info_table	<pre>void pal_pe_create_info_table(PE_INFO_TABLE *PeTable);</pre>	Yes
call_smc	<pre>void pal_pe_call_smc(ARM_SMC_ARGS *args);</pre>	Yes
execute_payload	<pre>void pal_pe_execute_payload(ARM_SMC_ARGS *args);</pre>	Yes
update_elr	<pre>void pal_pe_update_elr(void *context,uint64_toffset);</pre>	Platform- specific
get_esr	<pre>uint64_t pal_pe_get_esr(void *context);</pre>	Platform- specific
data_cache_ops_by_va	<pre>void pal_pe_data_cache_ops_by_va(uint64_t addr, uint32_t type);</pre>	Yes
get_far	<pre>uint64_t pal_pe_get_far(void *context);</pre>	Platform- specific
install_esr	<pre>uint32_t pal_pe_install_esr(uint32_t exception_type, void(*esr) (uint64_t, void *));</pre>	Platform- specific
get_num	uint32_t pal_pe_get_num();	Yes

API name	Function prototype	Implementation
psci_get_conduit		Platform- specific

#### 4.1.2 GIC

The following table lists the different types of APIs in GIC.

Table 4-2: GIC APIs and their details

API name	Function prototype	Implementation
create_info_table	<pre>void pal_gic_create_info_table(GIC_INFO_TABLE* gic_info_table);</pre>	Yes
install_isr	<pre>uint32_t pal_gic_install_isr(uint32_t int_id, void(*isr)(void));</pre>	Platform- specific
end_of_interrupt	<pre>uint32_t pal_gic_end_of_interrupt(uint32_t int_id);</pre>	Platform- specific
request_irq	<pre>uint32_t pal_gic_request_irq(unsigned intirq_num, unsigned int mapped_ irq_num,void *isr);</pre>	Platform- specific
free_irq	<pre>void pal_gic_free_irq(unsigned int irq_num,unsigned int mapped_irq_num);</pre>	Platform- specific
set_intr_trigger	<pre>uint32_t pal_gic_set_intr_trigger(uint32_t int_idINTR_TRIGGER_ INFO_TYPE_etrigger_type);</pre>	Platform- specific

### 4.1.3 Timer

The following table lists the different types of APIs in timer.

Table 4-3: Timer APIs and their details

API name	Function prototype	Implementation
create_info_table	<pre>void pal_timer_create_info_table(TIMER_INFO_TABLE *timer_ info_table);</pre>	Yes
wd_create_info_table	<pre>void pal_wd_create_info_table(WD_INFO_TABLE *wd_table);</pre>	Yes
get_counter_frequency	<pre>uint64_t pal_timer_get_counter_frequency(void);</pre>	Yes

#### **4.1.4 IOVIRT**

The following table lists the different types of APIs in IOVIRT.

Table 4-4: IOVIRT APIs and their details

API name	Function prototype	Implementation
create_info_table	<pre>void pal_iovirt_create_info_table(IOVIRT_INFO_TABLE *iovirt);</pre>	Yes
unique_rid_strid_map	<pre>uint32_t pal_iovirt_unique_rid_strid_map(uint64_t rc_block);</pre>	Yes
check_unique_ctx_initd	<pre>uint32_t pal_iovirt_check_unique_ctx_intid(uint64_t smmu_block);</pre>	Yes

API name	Function prototype	Implementation
	<pre>uint64_t pal_iovirt_get_rc_smmu_base(IOVIRT_INFO_TABLE *iovirt, uint32_t rc_seg_num, uint32_t rid);</pre>	Yes

## 4.1.5 PCle

The following table lists the different types APIs in PCle.

Table 4-5: PCIe APIs and their details

API name	Function prototype	Implementation
create_info_table	<pre>void pal_pcie_create_info_table (PCIE_INFO_TABLE *PcieTable);</pre>	Yes
read_cfg	<pre>uint32_t pal_pcie_read_cfg(uint32_t bdf, uint32_t offset, uint32_t *data);</pre>	Yes
get_msi_vectors	<pre>uint32_t pal_get_msi_vectors(uint32_t seg,uint32_t bus, uint32_t dev, uint32_t fn, PERIPHERAL_VECTOR_LIST**mvector);</pre>	Platform- specific
get_pcie_type	<pre>uint32_t pal_pcie_get_pcie_type(uint32_t seg,uint32_t bus, uint32_t dev, uint32_t fn);</pre>	Yes
p2p_support	<pre>uint32_t pal_pcie_p2p_support(void);</pre>	Yes
read_ext_cap_word	<pre>void pal_pcie_read_ext_cap_word(uint32_t seg, uint32_t bus, uint32_t dev,uint32_t fn, uint32_t ext_cap_id, uint8_t offset, uint16_t *val);</pre>	Yes
get_bdf_wrapper	<pre>uint32_t pal_pcie_get_bdf_wrapper (uint32_t class_code, uint32_t start_bdf);</pre>	Yes
bdf_to_dev	<pre>void *pal_pci_bdf_to_dev(uint32_t bdf);</pre>	Yes
pal_pcie_ecam_base	<pre>uint64_t pal_pcie_ecam_base(uint32_t seg,uint32_t bus, uint32_t dev, uint32_tfunc)</pre>	Yes
pci_cfg_read	<pre>uint32_t pal_pci_cfg_read(uint32_t bus, uint32_t dev, uint32_ t func, uint32_t offset, uint32_t *value)</pre>	Yes
pci_cfg_write	<pre>void pal_pci_cfg_write(uint32_t bus, uint32_t dev, uint32_t func, uint32_t offset, uint32_t data)</pre>	Yes
program_bar_reg	<pre>void pal_pcie_program_bar_reg(uint32_tbus, uint32_t dev, uint32_t func)</pre>	Yes
enumerate_device	<pre>uint32_t pal_pcie_enumerate_device(uint32_t bus, uint32_t sec_bus)</pre>	Yes
get_bdf	<pre>uint32_t pal_pcie_get_bdf(uint32_t ClassCode, uint32_t StartBdf)</pre>	Yes
increment_bus_dev	uint32_t pal_increment_bus_dev(uint32_t StartBdf)	Yes
get_base	uint64_t pal_pcie_get_base(uint32_t bdf, uint32_t bar_index)	Yes
io_read_cfg	<pre>uint32_t pal_pcie_io_read_cfg(uint32_t Bdf, uint32_t offset, uint32_t *data);</pre>	Yes
io_write_cfg	<pre>void pal_pcie_io_write_cfg(uint32_t bdf, uint32_t offset, uint32_t data);</pre>	Yes
get_snoop_bit	<pre>uint32_t pal_pcie_get_snoop_bit(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);</pre>	Yes
is_device_behind_smmu	<pre>uint32_t pal_pcie_is_device_behind_smmu(uint32_t seg, uint32_ t bus, uint32_t dev, uint32_t fn);</pre>	Yes

API name	Function prototype	Implementation
get_dma_support	<pre>uint32_t pal_pcie_get_dma_support(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);</pre>	Yes
get_dma_coherent	<pre>uint32_t pal_pcie_get_dma_coherent(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);</pre>	Yes
ls_devicedma_64bit	<pre>uint32_t pal_pcie_is_devicedma_64bit(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);</pre>	Yes
get_legacy_irq_map	<pre>uint32_t pal_pcie_get_legacy_irq_map(uint32_t Seg, uint32_t Bus, uint32_t Dev, uint32_t Fn, PERIPHERAL_IRQ_MAP *IrqMap);</pre>	Platform- specific
get_root_port_bdf	<pre>uint32_t pal_pcie_get_root_port_bdf(uint32_t *Seg, uint32_t *Bus, uint32_t *Dev, uint32_t *Func);</pre>	Yes
dev_p2p_support	<pre>uint32_t pal_pcie_dev_p2p_support(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);</pre>	Yes
is_cache_present	<pre>uint32_t pal_pcie_is_cache_present(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);</pre>	Yes
is_onchip_peripheral	<pre>uint32_t pal_pcie_is_onchip_peripheral(uint32_t bdf);</pre>	Platform- specific
check_device_list	uint32_t pal_pcie_check_device_list(void);	Yes
get_rp_transaction_frwd_support	<pre>uint32_t pal_pcie_get_rp_transaction_frwd_support(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn)</pre>	Platform- specific
check_device_valid	<pre>uint32_t pal_pcie_check_device_valid(uint32_t bdf);</pre>	Platform- specific
mem_get_offset	uint32_t pal_pcie_mem_get_offset(uint32_t type);	Yes
bar_mem_read	<pre>uint32_t pal_pcie_bar_mem_read(uint32_t Bdf, uint64_t address, uint32_t *data);</pre>	Yes
bar_mem_write	<pre>uint32_t pal_pcie_bar_mem_write(uint32_t Bdf, uint64_t address, uint32_t data);</pre>	Yes

## 4.1.6 SMMU

The following table lists the different types of APIs in SMMU.

Table 4-6: SMMU APIs and their details

API name	Function prototype	Implementation
check_device_iova	<pre>uint32_t pal_smmu_check_device_iova(void *port, uint64_t dma_addr);</pre>	Platform- specific
device_start_monitor_iova	<pre>void pal_smmu_device_start_monitor_iova(void *port);</pre>	Platform- specific
device_stop_monitor_iova	<pre>void pal_smmu_device_stop_monitor_iova(void *port);</pre>	Platform- specific
pa2iova	<pre>uint64_t pal_smmu_pa2iova(uint64_t smmu_base, unit64_t pa);</pre>	Platform- specific
smmu_disable	<pre>uint32_t pal_smmu_disable(uint64_t smmu_base);</pre>	Platform- specific
create_pasid_entry	<pre>uint32_t pal_smmu_create_pasid_entry(uint64_t smmu_base, uint32_t pasid);</pre>	Platform- specific

API name	Function prototype	Implementation
	<pre>uint32_t pal_get_device_path(const char *hid, char hid_path[][MAX_ NAMED_COMP_LENGTH]);</pre>	Yes
is_etr_behind_catu		Platform- specific

## 4.1.7 Peripheral

The following table lists the different types of APIs in peripheral.

Table 4-7: Peripheral APIs and their details

API name	Function prototype	Implementation
create_info_table	<pre>void pal_peripheral_create_info_table(PERIPHERAL_INFO_TABLE *per_info_table);</pre>	Yes
is_pcie	<pre>uint32_t pal_peripheral_is_pcie(uint32_t seg, uint32_t bus, uint32_t dev, uint32_t fn);</pre>	Yes
memory_create_info_table	<pre>void pal_memory_create_info_table(MEMORY_INFO_TABLE *memoryInfoTable);</pre>	Platform- specific
memory_ioremap	<pre>uint64_t pal_memory_ioremap(void *addr, uint32_t size, uint32_t attr);</pre>	Platform- specific
memory_unmap	<pre>void pal_memory_unmap(void *addr);</pre>	Platform- specific
memory_get_unpopulated_addr	<pre>uint64_t pal_memory_get_unpopulated_addr(uint64_t *addr, uint32_t instance)</pre>	Platform- specific

### 4.1.8 Exerciser

The following table lists the different types of APIs in exerciser.

Table 4-8: Exerciser APIs and their details

API name	Function prototype	Implementation
get_ecsr_base	<pre>uint64_t pal_exerciser_get_ecsr_base(uint32_t Bdf,uint32_t BarIndex)</pre>	Platform- specific
get_pcie_config_offset	uint64_t pal_exerciser_get_pcie_config_offset(uint32_t Bdf)	Platform- specific
start_dma_direction	<pre>uint32_t pal_exerciser_start_dma_direction(uint64_t Base, EXERCISER_ DMA_ATTRDirection)</pre>	Platform- specific
find_pcie_capability	<pre>uint32_t pal_exerciser_find_pcie_capability(uint32_t ID, uint32_t Bdf, uint32_t Value, uint32_t *Offset)</pre>	Platform- specific
set_param	<pre>uint32_t pal_exerciser_set_param(EXERCISER_PARAM_TYPE type, uint64_t value1, uint64_t value2, uint32_t bdf);</pre>	Platform- specific
get_param	<pre>uint32_t pal_exerciser_get_param(EXERCISER_PARAM_TYPE type, uint64_t *value1, uint64_t *value2, uint32_t bdf);</pre>	Platform- specific
set_state	<pre>uint32_t pal_exerciser_set_state(EXERCISER_STATE state, uint64_t *value, uint32_t bdf);</pre>	Platform- specific

API name	Function prototype	Implementation
get_state	<pre>uint32_t pal_exerciser_get_state(EXERCISER_STATE *state, uint32_t bdf);</pre>	Platform- specific
ops	<pre>uint32_t pal_exerciser_ops(EXERCISER_OPS ops,uint64_t param, uint32_t instance);</pre>	Platform- specific
get_data	<pre>uint32_t pal_exerciser_get_data(EXERCISER_DATA_TYPE type, exerciser_ data_t *data, uint32_tbdf, uint64_t ecam);</pre>	Platform- specific
is_bdf_exerciser	uint32_t pal_is_bdf_exerciser(uint32_t bdf)	Platform- specific
device_lock	uint32_t pal_device_lock(uint32_t bdf)	Platform- specific
device_unlock	uint32_t pal_device_unlock(uint32_t bdf)	Platform- specific

## 4.1.9 Miscellaneous

The following table lists the different types of miscellaneous PAL APIs.

Table 4-9: Miscellaneous APIs and their details

API name	Function prototype	Implementation
mmio_read8	uint8_t pal_mmio_read8(uint64_t addr);	Yes
mmio_read16	uint16_t pal_mmio_read16(uint64_t addr);	Yes
mmio_read	uint32_t pal_mmio_read(uint64_t addr);	Yes
mmio_read64	uint64_t pal_mmio_read64(uint64_t addr);	Yes
mmio_write8	<pre>void pal_mmio_write8(uint64_t addr, uint8_t data);</pre>	Yes
mmio_write16	<pre>void pal_mmio_write16(uint64_t addr, uint16_t data);</pre>	Yes
mmio_write	<pre>void pal_mmio_write(uint64_t addr, uint32_t data);</pre>	Yes
mmio_write64	<pre>void pal_mmio_write64(uint64_t addr, uint64_t data);</pre>	Yes
print	<pre>void pal_print(char8_t *string, uint64_tdata);</pre>	Platform- specific
print_raw	<pre>void pal_print_raw(uint64_t addr, char *string, uint64_t data)</pre>	Yes
mem_free	<pre>void pal_mem_free(void *buffer);</pre>	Platform- specific
mem_compare	<pre>int pal_mem_compare(void *src, void *dest, uint32_t len);</pre>	Yes
mem_set	<pre>void pal_mem_set(void *buf, uint32_t size,uint8_t value);</pre>	Yes
mem_allocate_shared	<pre>void pal_mem_allocate_shared(uint32_t num_pe, uint32_t sizeofentry);</pre>	Yes
mem_get_shared_addr	<pre>uint64_t pal_mem_get_shared_addr(void);</pre>	Yes
mem_free_shared	<pre>void pal_mem_free_shared(void);</pre>	Yes
mem_alloc	<pre>void *pal_mem_alloc(uint32_t size);</pre>	Platform- specific
mem_virt_to_phys	<pre>void *pal_mem_virt_to_phys(void *va);</pre>	Platform- specific
mem_alloc_cacheable	<pre>void *pal_mem_alloc_cacheable(uint32_t Bdf, uint32_t Size, void **Pa);</pre>	Platform- specific

API name	Function prototype	Implementation
mem_free_cacheable	<pre>void pal_mem_free_cacheable(uint32_t Bdf, uint32_t Size, void *Va, void *Pa);</pre>	Platform- specific
mem_phys_to_virt	<pre>void *pal_mem_phys_to_virt ( uint64_t Pa);</pre>	Platform- specific
strncmp	uint32_t pal_strncmp(char8_t *str1, char8_t *str2, uint32_t len);	Yes
memcpy	<pre>void *pal_memcpy(void *dest_buffer, void *src_buffer, uint32_t len);</pre>	Yes
time_delay_ms	<pre>uint64_t pal_time_delay_ms(uint64_t time_ms);</pre>	Platform- specific
page_size	<pre>uint32_t pal_mem_page_size();</pre>	Platform- specific
alloc_pages	<pre>void *pal_mem_alloc_pages (uint32 NumPages);</pre>	Platform- specific
free_pages	<pre>void pal_mem_free_pages (void *PageBase, uint32_t NumPages);</pre>	Platform- specific
mem_calloc	<pre>void *pal_mem_calloc(uint32_t num, uint32_t Size);</pre>	Platform- specific
aligned_alloc	<pre>void *pal_aligned_alloc( uint32_t alignment, uint32_t size );</pre>	Platform- specific
mem_free_aligned	<pre>void pal_mem_free_aligned(void *buffer);</pre>	Platform- specific


## 5. RME ACS flow

This chapter provides an overview of the RME ACS flow diagram and RME test example flow.

## 5.1 RME ACS flow diagram

The following flow diagram shows the sequence of events from initialization of devices, initialization of RME test data structures, and test case execution.

Figure 5-1: RME flow diagram




## 5.2 RME test example flow

If the device is Message-Signaled Interrupt (MSI) enabled, then the flag is set to MSI\_ENABLED by the PAL layer. The test checks whether the device is of type endpoint and then checks if the flags are set to MSI\_ENABLED.

The following flowchart shows the test that checks MSI support in a PCIe device.

Figure 5-2: RME example flow diagram



# Appendix A Revisions

This appendix describes the technical changes between released issues of this book.

## A.1 Revisions

This section consists of all the technical changes between different versions of this document.

#### Table A-1: Issue 0007-01

Change	Location
First release.	-

#### Table A-2: Issue 0007-01 and Issue 0100-01

Change	Location
No technical changes	-

#### Table A-3: Issue 0100-01 and Issue 0100-02

Change	Location
No technical changes	-

#### Table A-4: Issue 0100-02 and Issue 0200-01

Change	Location
Added new abbreviation.	See 2.1 Abbreviations on page 10.
Added new APIs in the exerciser APIs and their details table.	See 4.1.8 Exerciser on page 25.