ECE 422 Final Project

Eddie Goynes Justin Miller Due 9pm December 10th

Introduction:

We began the project looking at the lecture notes on the miller effect, pole-splitting, and unity gain frequency analysis. Noticing that the miller effect circuit analyzed in the notes was similar to a recent homework problem, we used our homework analysis as a base for the project. Using our base analysis, we remodeled our parameters and created a net-list, which yielded an open loop gain of around 35db for the first stage. For the second stage of the amplifier we incorporated the miller effect compensation capacitor and zero-nullifying resistor. Referencing the calculations in the lecture notes, we were able to calculate a resistance value needed to push the zero towards negative infinity making it LHS. For the second stage of the amplifier we used an inverting topology with a total gain Gm(Ro8 || Ro7). This will give us the maximum output gain for the second stage since the two Ro's are in parallel. This output resistance to the load capacitance will be approximately 8k, assuming the Ro's are approximately 16k from calculations.

Calculations and Results:

Now that we have a basic 2 stage topology, the results from the two stage amplifier with pole splitting compensation is shown in Appendix A. Using our base analysis, we calculated all the transistor width and length values based on the required bias voltages to keep all the transistors in saturation while also maximizing the gm in both amplifier stages and maximizing the output resistances. For the second stage, we modeled the two transistors to get an output gain greater than 65dB. Refer to Appendix B for the simulation graphs and Appendix C for the second stage of the amplifier's capacitance and resistance.

To verify our analysis we used Hspice to sweep and find the input common mode range. We modified our .ac analysis to include a common mode voltage sweep between -1 and 1volts. The result of our simulation gave us a minimum common mode voltage of -0.17v and a maximum common mode voltage of 0.61v.

After simulating the common mode range voltages we calculated by hand the minimum and maximum output voltages using the simulated parameters. To calculate the maximum output voltage we subtracted the over voltage of mosfet m8 from Vdd. The result was a maximum output voltage of 0.765v. To calculate the minimum output voltage we added the over-voltage of mosfet m7 to Vss, resulting in a minimum output voltage of -0.749v.

Appendix A: Table comparing Required with Simulated.

Specification Names	Required Specifications	Simulated Results
Load capacitance	5pF	5pF
Power supply	Vdd = 0.9V, Vss = -0.9V	$Vdd = 0.9V, V_{SS} = -0.9V$
Open loop gain	≥ 65dB	= 67.926dB
Phase margin	≥ 60°	= 90.729°
Unity gain frequency	≥ 12M Hz	= 66.29M Hz

Appendix B: Graphs of Simulation Results.








Figure B.2







Appendix C: Hand Analysis Figure C.1: General Schematic

Figure C.2: Output Voltage Range

$$V_{0V_{M8}} = V_{0max}$$

$$V_{0V_{M8}} = \sqrt{\frac{370}{k_p'(4)}} = \sqrt{\frac{2(53.35 \times 10^{-6})}{335 \times 10^{-6})}} = 0.135 \text{ V}$$

$$V_{0} = 0.9V - 0.135V = 0.765V$$

$$V_{0} - V_{0V_{M7}} = -0.9V$$

$$V_{0N_{M7}} = \sqrt{\frac{270}{k_n'(4)}} = \sqrt{\frac{3(57.35 \times 10^{-6})}{(335 \times 10^{-6})}} = 0.151 \text{ V}$$

$$V_{0N_{M7}} = \sqrt{\frac{270}{k_n'(4)}} = \sqrt{\frac{350}{(335 \times 10^{-6})}} = 0.151 \text{ V}$$

$$V_{0N_{M7}} = -0.749 \text{ V}$$

Figure C.3: More output stage calculations.




Figure C.4: Pole Splinting with R2

