
Lab 6


Calculations:

Assuming worst case delay on all full adders, best clk frequency Worst case delay assuming last carryout = don't care: 16.83e-10s Frequency for DFF holding accurate values = 1/16.83e-10s = 5.94MHz


Ripple Carry Adder Screenshot:




D Flip Flop Screenshot:




Carry look-ahead full adder:




And4:









And2:






Or2:







Nor2:




Table of Values:

	Ripple Carry Adder	Carry Look-ahead Adder
Clock Frequency @Vdd=2.5V	594Mhz	1.34Ghz

Static Power	1.01E-08W	1.30E-05W
Dynamic Power	7.70E-09W	2.59E-06W