

## PART 4

1. Find the total area used by the alu. (report\_area command)

Using report\_area it says that my designs total area is 3190.39230 um<sup>2</sup>.

2. How many different types of cells (gates) were utilized : (report\_hierarchy command)

AND2X1	saed90nm_typ
AND3X1	saed90nm_typ
AO22X1	saed90nm_typ
AO221X1	saed90nm_typ
INVX0	saed90nm_typ
MUX21X1	saed90nm_typ
MUX41X1	saed90nm_typ
NAND2X0	saed90nm_typ
NAND3X0	saed90nm_typ
NAND4X0	saed90nm_typ
NOR2X0	saed90nm_typ
OR2X1	saed90nm_typ
OR4X1	saed90nm_typ
XNOR2X1	saed90nm_typ
XOR2X1	saed90nm_typ
alu_DW01_addsub_0	
FADDX1	saed90nm_typ
XOR2X1	saed90nm_typ
XOR3X1	saed90nm_ty

3. Number of cells (gates). This will require using the report\_area command as well as looking at the cell library databook. It is located at:  
/nfs/guille/a1/cadlibs/synop\_lib/SAED\_EDK90nm/Digital\_Standard\_Cell\_Library/doc/databook. Its is called SAED Digital Standard Cell Library\_Rev1\_4\_20. Its is a pdf file but has no .pdf on it. Search for the cell "NAND2X0" and record the area. (pg 34) Divide the total area reported by design\_vision by this number to get the gate equivalent count.

It says that the number of cells is 229. By looking at the Design Vision output.

4. The synthesis tool will most likely introduce a hierarchical block to your design because it recognized something in your design. What is the block and what does it do?

In my design it looks like it recognized that part of my design was an add and subtract, so it added an alu\_SW01\_addSub\_0 block, which acts as the adder er and sub tractor.

5. What style of implementation was chosen for this element? Hint: see report\_hierarchy output

It looks like a combinational logic implementation. It also created an alu addsub element.  
Which all was created in 90nm type.

alu

AND2X1	saed90nm_typ
AND3X1	saed90nm_typ
AO22X1	saed90nm_typ
AO221X1	saed90nm_typ
INVX0	saed90nm_typ
MUX21X1	saed90nm_typ
MUX41X1	saed90nm_typ
NAND2X0	saed90nm_typ
NAND3X0	saed90nm_typ
NAND4X0	saed90nm_typ
NOR2X0	saed90nm_typ
OR2X1	saed90nm_typ
OR4X1	saed90nm_typ
XNOR2X1	saed90nm_typ
XOR2X1	saed90nm_typ
alu_DW01_addsub_0	
FADDX1	saed90nm_typ
XOR2X1	saed90nm_typ
XOR3X1	saed90nm_typ

6. What was the maximum delay path through the alu and what were the beginning and endpoints for the max delay path?: (report\_timing command)

Using the report timing command design vision says that it takes 4.76ns for the max delay path.

The main problem I had with hw2 was not haveing the .synopsys\_dc.setup file. It had it named synopsys\_sc.setup without the dot in front of it for some reason. Also I had to think about how to pass x to the Zero\_out without using if statements.