



Block diagram:

# Snorkling clock

Variant: EUROPE

## Table of content

s.1 - Cover

s.2 - MCU

s.3 - FPGA

s.4 - Radio module

s.5 - Audio frontend


s.6 - Power supply

## Introduction

Text


## Specifications

Text



A


A



B

B

▲ SPI port is used to configure the FPGA from MCU. Once configured, the FPGA can either act as SPI master to read from the radio FIFOs or as a slave and receive data from the MCU.



D

D

Title **Snorkling clock - FPGA**

GPA &amp; FRYK Industries

Size: A4

Number:3


Revision:1

Date: 2018-11-03

Time: 00:32:22

Sheet3 of 6

Repository: <https://github.com/gpa-fryk-industries/CDIO>



Title **Snorkling clock - Radio module**

GPA & FRYK Industries

Size: **A4**

Number: **4**

Revision: **1**

Date: **2018-11-03**


Time: **00:32:22**

Sheet **4** of **6**


Repository: <https://github.com/gpa-fryk-industries/CDIO>



# Microphone & line-in



## Aux output



## Speaker & driver

## Aux driver

Title **Snorkling clock - Audio frontend**

GPA & FRYK Industries

Size: A4

Number: 5

Revision: 1

Date: 2018-11-03

Time: 00:32:22

Sheet 5 of 6

Repository: <https://github.com/gpa-fryk-industries/CDIO>



Battery voltage sense  
3 - 4.2 V maximum =>  
0.81 - 1.135 V (68 - 95% R.U.)

There are 2 power domains  
\* VSYS, always powered  
\* VAUX, controlled with a loadswitch.  
Powered on after the MCU has started (used to  
power sequence the FPGA)

1.2V LDO for FPGA  
core voltage

Debug dower indicator  
  
Obvius power drain so  
shouldn't be mounted in  
prod...

VSYS voltage selection jumpers.  
VSEL\_2&3 LOW => 1.8V  
VSEL\_2&3 HIGH => 2.4V

Battery clips  
2x AA batteries

