



Block diagram:

Snorkling clock

Variant: EUROPE

Table of content

s.1 - Cover

s.2 - MCU

s.3 - FPGA

s.4 - Radio module

s.5 - Audio frontend

s.6 - Power supply

Introduction


Text

Specifications

Text







Title **Snorkling clock - Radio module**

GPA & FRYK Industries

Size: **A4**

Number: **4**

Revision: **1**

Date: **2018-10-30**


Time: **19:45:20**

Sheet **4** of **6**


Repository: <https://github.com/gpa-fryk-industries/CDIO>



Microphone & line-in



Aux output



Speaker & driver

Title **Snorkling clock - Audio frontend**

GPA & FRYK Industries

Size: A4

Number: 5

Revision: 1

Date: 2018-10-30

Time: 19:45:21

Sheet 5 of 6

Repository: <https://github.com/gpa-fryk-industries/CDIO>



Battery voltage sense
3 - 4.2 V maximum =>
0.81 - 1.135 V (68 - 95% R.U.)

There are 2 power domains
* VSYS, always powered
* VAUX, controlled with a loadswitch.
Powered on after the MCU has started (used to
power sequence the FPGA)

1.2V LDO for FPGA
core voltage

Debug dower indicator
Obvius power drain so
shouldn't be mounted in
prod...

VSYS voltage selection jumpers.
VSEL_2&3 LOW => 1.8V
VSEL_2&3 HIGH => 2.4V

Battery clips
2x AA batteries

