

Data sheet acquired from Harris Semiconductor SCHS033C - Revised October 2003

# **BCD-to-Decimal Decoder**

High-Voltage Types (20-Volt Rating)

CD4028B types are BCD-todecimal or binary-to-octal decoders consisting of buffering on all 4 inputs, decodinglogic gates, and 10 output buffers. A BCD code applied to the four inputs, A to D, results in a high level at the selected one of 10 decimal decoded outputs. Similarly, a 3-bit binary code applied to inputs A through C is decoded in octal code at output 0 to 7 if D = "0". High drive capability is provided at all outputs to enhance dc and dynamic performance in high fan-out applications.

The CD4028B-Series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).


# CD4028B Types

#### Features:

- BCD-to-decimal decoding or binary-to-octal decoding
- High decoded output drive capability
- "Positive logic" inputs and outputs. . . .
  - .... decoded outputs go high on selection
- Medium-speed operation. . . .
  - tpHL, tpLH = 80 ns (typ.) @ VDD = 10 V
- Standardized, symmetrical output characteristics ■ 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V
- over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full packagetemperature range):
  - 1 V at V<sub>DD</sub> = 5 V
  - 2 V at V<sub>DD</sub> = 10 V
- 2.5 V at V<sub>DD</sub> = 15 V = 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"


#### Applications:


- Code conversion ■ Indicator-tube decoder
- Address decoding—memory selection control



## MAXIMUM RATINGS, Absolute-Maximum Values:

	DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )
0.5V to +20V	Voltages referenced to VSS Terminal)
0.5V to V <sub>DD</sub> +0.5V	INPUT VOLTAGE RANGE, ALL INPUTS
±10mA	DC INPUT CURRENT, ANY ONE INPUT
P <sub>D</sub> ):	POWER DISSIPATION PER PACKAGE (P
500mW	For T <sub>A</sub> = -55°C to +100°C
Derate Linearity at 12mW/°C to 200mW	For TA = +100°C to +125°C
ANSISTOR	DEVICE DISSIPATION PER OUTPUT TRA
TURE RANGE (All Package Types)	FOR TA = FULL PACKAGE-TEMPERAT
4)55°C to +125°C	OPERATING-TEMPERATURE RANGE (TA
)65°C to +150°C	STORAGE TEMPERATURE RANGE (Tsto)
	LEAD TEMPERATURE (DURING SOLDER





**Top View TERMINAL DIAGRAM** 

### **TABLE I - TRUTH TABLE**

D	С	В	Α	0	1	2	3	4	5	6	7	8	9
0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1
1	0	1	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0

I = HIGH LEVEL 0 = LOW LEVEL

## CD4028B Types

#### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	L	IMITS	UNITS
	MIN.	MAX.	
Supply Voltage Range			
(For T <sub>A</sub> = Full Package Temperature Range)	3	18	V

#### STATIC ELECTRICAL CHARACTERISTICS \*

CHARACTER-	CON	DITIO	vs <sup>"</sup>	LIMI	LIMITS AT INDICATED TEMPERATURES (°C)							
ISTIC	Vo	VIN	VDD					<u> </u>	+25		UNITS	
	(v)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	1	
Quiescent Device	_	0,5	5	5	5	150	150	- :	0.04	5		
Current,	-	0,10	10	10	10	300	300	-	.0.04	- 10	1.	
IDD Max.	-	0,15	15	20	20	600	600	- :	0.04	20	μΑ	
	-	0,20	20	100	100	3000	3000	-	0,08	100	1	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0,36	0.51	1	-		
(Sink) Current	0,5	0,10	10	1.6	1.5	1,1	0.9	1.3	2.6		1	
IOL Min.	1,5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	1	
Output High	4.6	0,5	5	-0.64	-0,61	-0.42	-0.36	-0.51	1	-	mA	
(Source) Current, IOH Min.	2.5	0,5	• 5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	1	
	9.5	0,10	10	-1.6	-1,5	-1.1	-0.9	-1.3	-2.6	-	1	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	- 6.8	-	1	
Output Voltage:	-	0,5	5		0	.05	_	0	0.05			
Low-Level, VOL Max.	_	0,10	10				-	0	0.05			
*OL 1418X.	-	0,15	15		0.	.05		-	0	0.05	l v l	
Output Voltage:	-	0,5	5		4.	.95		4.95	5	-	*	
High Level	_	0,10	10		9.	95		9,95	10	-		
VOH Min.	_	0,15	15		14	.95		14.95	15	-		
Input Low	0.5, 4.5		5		1	.5		_	-	1.5		
Voltage, Vil Max.	1, 9		10			3		_	_	3		
VIL MAX.	1.5,13.5		15			4		-	-	4		
Input High	0.5, 4,5		5		3	.5		3,5	-	_	V	
Voltage,	1, 9		10			7		7	_	]		
VIH Min.	1.5,13,5	_	15		1	1		7.1	_	_		
Input Current IJN Max.	-	0,18	18	±0,1				-	±10−5	±0.1	μΑ	

# DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C, C $_L$ = 50 pF, Input $t_r,t_f$ = 20 ns, R $_L$ = 200 k $\Omega$

CHARACTERISTIC	TEST CONDITIONS	LIM		
CHARACIERISTIC	V <sub>DD</sub> (V)	Тур.	Max.	UNITS
Propagation Delay Time:	5	175	350	ns
tPHL, tPLH	10	80	160	١.
	15	60	120	
	5	100	200	
Transition Time	10	50	100	ns
tTHL, tTLH	15	40	80	i
Input Capacitance, C <sub>IN</sub>	_	5	7.5	pF




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 — Minimum output fow (sink) current characteristics.




Fig. 4 — Typical propagation delay time as a function of load capacitance.




Fig. 5 — Typical output high (source) current characteristics.

**TABLE II - CODE CONVERSION CHART** 

Γ					INPU	TO	ODES	;		Γ											_				
				Hexa Decid		Di	cima	)																	
	NP	UT	S	IT	IŢ ΑΥ	EXCESS-3	EXCESS-3 GRAY	AIKEN	4-2-2-1					ı	ou	TP	UT	N	UM	8 E	R				
D	С	В	Α	4-81 BIN	45 88	Ä	<b>35</b>	₹	4.2	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	0			0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1			1	1	0	1	0,	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	2	3		0	2	2	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	3	2	0	3	3		0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	4	7	1	4	4		0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	5	6	2		Ц	3	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	6	4	3	1	Ц	4	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	1	1	7	5	4	2	Ц	Ц	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	0	8	15	5				0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	9	14	6			5	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	0	1	0	10	12	7	9		6	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	1	1	11	13	8		5		0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	0	0	12	8	9	5	6		0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	0	1	13	9		6	7	7	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	0	14	11	L	8	8	8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	15	10		7	9	9	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1




Fig. 8 — Typical transition time as a function of load capacitance.




Fig. 10 — Dynamic power dissipation test circuit.




Fig. 9 - Input current test circuit.




Fig. 11 — Input voltage test circuit.




Fig. 12 — Quiescent device current test circuit.




Fig. 6 — Minimum output high (source)

current characteristics.




Fig. 7 — Typical dynamic power dissipation as a function of input frequency.

#### TYPICAL APPLICATIONS





Fig. 13 — Code conversion circuit.

The circuit shown in Fig.13 converts any 4-bit code to a decimal or hexadecimal code. Table 2 shows a number of codes and the decimal or hexadecimal number in these codes which must be applied to the input terminals of the CD4028B to select a particular output. For example: in order to get a high on output No. 8 the input must be either an 8 expressed in 4-Bit Binary code, a 15 expressed in 4-Bit Gray code, or a 5 expressed in Excess-3 code.

# CD4028B Types



<sup>♠</sup>(Trademark) Burroughs Corp.

Fig. 14 — Neon readout (Nixie Tube  $^{f A}$ ) display application.





Fig. 15 - 6-bit binary to 1-of-64 address decoder.



# CD4028BH DIMENSIONS AND PAD LAYOUT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3})$  inch).

www.ti.com 7-Sep-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4028BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4028BE	Samples
CD4028BEE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4028BE	Samples
CD4028BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4028BF	Samples
CD4028BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4028BF3A	Samples
CD4028BM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4028BM	Samples
CD4028BM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4028BM	Samples
CD4028BMG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4028BM	Samples
CD4028BMT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4028BM	Samples
CD4028BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4028B	Samples
CD4028BNSRG4	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4028B	Samples
CD4028BPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM028B	Samples
CD4028BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM028B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 7-Sep-2021

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4028B, CD4028B-MIL:

Catalog: CD4028B

Military: CD4028B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

www.ti.com 16-Feb-2022

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4028BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4028BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4028BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 16-Feb-2022



#### \*All dimensions are nominal

7 till dilliteriorierie are memiliar							
Device	Package Type	pe Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
CD4028BM96	SOIC	D	16	2500	340.5	336.1	32.0
CD4028BNSR	SO	NS	16	2000	853.0	449.0	35.0
CD4028BPWR	TSSOP	PW	16	2000	853.0	449.0	35.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 16-Feb-2022

## **TUBE**



\*All dimensions are nominal

7 til dimensions are nominal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4028BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4028BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4028BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4028BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4028BM	D	SOIC	16	40	507	8	3940	4.32
CD4028BMG4	D	SOIC	16	40	507	8	3940	4.32
CD4028BPW	PW	TSSOP	16	90	530	10.2	3600	3.5



SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



## NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated