Gilead Posluns

 +1 (647) 217 8174
✉ gil.posluns@mail.utoronto.ca
in gilead-posluns
 gposluns

Research Interests

I explore different ways to schedule tasks for parallel execution. This is a challenging problem because scheduling constraints are not always known when building the schedule, so a good scheduler must adapt to new information. When building these schedulers, we can go beyond simply adhering to constraints and use our available flexibility to seek the best schedules, which could not necessarily have been generated statically even if all constraints were known. My past work has been published at ISCA, a top tier computer architecture conference.

Education

2022–present	**PhD**, *University of Toronto*, Toronto
	Electrical and Computer Engineering
	○ Advisor: Professor Mark Jeffrey
2020–2022	**MASc**, *University of Toronto*, Toronto,
	Electrical and Computer Engineering
	○ Thesis: A Speculative Hardware Scheduler Supporting Priority Updates
	○ Advisor: Professor Mark Jeffrey
2015-2020	**BASc in Engineering Science with Honours**, *University of Toronto*, Toronto
	Electrical and Computer Engineering
	○ Thesis: Extending Multi-path Execution to a Multiprocessor Context

Publications

Gilead Posluns, Yan Zhu, Guowei Zhang, and Mark C Jeffrey. A scalable architecture for reprioritizing ordered parallelism. In *Proceedings of the 49th Annual International Symposium on Computer Architecture*, pages 437–453, 2022.

Scholarships and Awards

2022-2023	**Bell Graduate Scholarship**, *Provincial Competition*, $20000
2021-2022	**Queen Elizabeth II GSST**, *Provincial Competition*, $15000
2017	**NSERC Undergraduate Student Research Award**, *Department Competition*, $6000
2015	**President's Entrance Scholarship**, *Academic Award*, $2000
2015-2018, 2019-2020	**Dean's List**, *Academic Award*

Work Experience

2020-2023	**Teaching Assistant**, *University of Toronto*
	○ ESC180/ESC190 Intro to Computer Programming
	○ ECE243 Computer Organization
	○ ECE344/ECE353 Operating Systems
	○ ECE552 Computer Architecture
	○ ECE1755 Parallel Computer Architecture and Programming

2018-2019 **SoC Design Engineering Intern**, *Intel Corporation*, Toronto

Developed and maintained tools used for silicon correlation and test pattern generation

○ Designed and ran ML-based analysis of silicon correlation results for previous design families to inform correlation test stamp allocation for new Agilex device family;

○ Maintained an updated internal silicon correlation and pattern generation tools:
  - Documented and automated update process for pattern generation tools;
  - Architected major refactor of silicon correlation flow to enable new analysis types;

○ Designed and created new pattern generation tools;
  - Automated previously manual pattern generation processes for some test pattern types;
  - Improved wire coverage of previously manual pattern types by an order of magnitude;

2017-2017 **Research Assistant**, *Intelligent Sensory Microsystems Lab*, University of Toronto

NSERC USRA funded position

Developed FPGA/C++ interface to send commands to and receive output from two-bucket camera sensor prototype. Produced acknowledged contributions to the following papers:

○ Wei, M. et al. (2018). Coded Two-Bucket Cameras for Computer Vision. In: Ferrari, V., Hebert, M., Sminchisescu, C., Weiss, Y. (eds) Computer Vision – ECCV 2018. ECCV 2018. Lecture Notes in Computer Science(), vol 11207. Springer, Cham. https://doi.org/10.1007/978-3-030-01219-9_4

○ N. Sarhangnejad et al., "5.5 Dual-Tap Pipelined-Code-Memory Coded-Exposure-Pixel CMOS Image Sensor for Multi-Exposure Single-Frame Computational Imaging," 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 102-104, doi: 10.1109/ISSCC.2019.8662326.