
# Quartus II Lab2 — Sequential Circuits NTU Switching Circuit and Logic Design 2023


## B12902110 呂承諺

## 1 Lab2\_1

### 1.1 SD: Sequence Detector




SD.bdf



SD simulation result


# 2 Lab2\_2

### 2.1 FA: 1-bit Full Adder




FA.bsf FA.bdf

### 2.2 FA4: 4-bit Adder




FA4.bdf


## 2.3 MUX1: 1-bit 2-to-1 Multiplexer




# 2.4 MUX4: 4-bit 2-to-1 Multiplexer




# 2.5 Register: 4-bit Register




## 2.6 Controller: Finite-state Machine



### 2.7 AC4: 4-bit Accmulator




AC4.bdf




AC4 simulation result

# 3 Lab2\_3

#### 3.1 FA: 1-bit Full Adder




#### 3.2 FA4: 4-bit Adder




FA4.bsf FA4.bdf


# 3.3 SD: Sequence Detector



## 3.4 Register: 4-bit Register




#### 3.5 Controller: Finite-state Machine




10

## 3.6 WSC: Weighted Sequence Counter



WSC.bdf



WSC simulation result