Logic Design & Simulation Practicing


-- Quartus II Schematic Tools for Sequential Circuit

Lecturer: TA 蔡承佑 (BL-430)

r10943014@ntu.edu.tw


交換電路與邏輯設計課程 Professors: 吳安宇 盧奕璋 江蕙如






Outline

- Introduction
- Review
 - Timing Simulation
- FSM Design
- Topic example: Accumulator
- Advanced exercise
- **Debugging**
 - <u>Common Problems</u>
- Reference




Introduction




Structure of Digital Circuit

- To accomplish a targeted service, we usually divide our hardware into hierarchical parts
 - Divide and conquer
 - Usually contain sequential circuit

 Today we are going to build a slightly larger example






Review - .bdf .bsf .vwf


	Declaration		Implementation		Instance	
Quartus Schematic Module	Module with I/O portinfo.	FullAdder1.	Ckt Design with ckt design	FullAdder1. pdt	Grab an instance block to another file ex. FullAdder4 to use it	
C++ Object	Object Class (header file) with data, interface	EEmitation.h	Object Class (sourcefile) EEmitation.cpp	Use class included by header in another cpp ex. main.cpp	

• .vwf: simulation waveform files



Review - Steps to Design & Verify Circuit


- 1. Launch Quartus II software
- 2. Build a Quartus project
- 3. Build block diagram files (bdf) and realize your circuit
- Use <u>block symbol files</u> (bsf) to make modules if needed
- 5. Compile your design
- 6. Import a <u>wave form file</u> (vwf) (or build it yourself)
- Run functional simulation
 - check whether your design is correct or not
 - If not, back to step #3




Review - Schematic Comb. Circuit Design


General Design Flow

- Divide system
- Truth table
- K-map
- Boolean expression
- Draw it first
- Design with tools
- Verify & debug






Parallel



Quartus II Project Flow

- Launch Quartus II software
- Build a Quartus project
- Realize your circuit in .bdf
 - .bsf as modules declaration
- New Project Wizard.

- Compile your design
- Import / build a .vwf file as testbench
- 6. Run functional simulation




Sequ. Ckt Design flow

- Gate-level schematic design flow:
 - 1. Divide system Divide big design to a system of small modules
 - For each small module, (especially for FSM) do:
 - 2. Draw state graph Think cautiously about your topic
 - 3. Make state table (State assignment), truth table for Q+ & output
 - 4. K-map Simplify the logic (multi-output simplification)
 - 5. Boolean expression The exact form you're going to make
 - 6. Draw it first Be sure meet the requirements (ex. gate count)
 - Design with tools Implement it (.bdf or.v)
 - You can pack partial circuit as sub-module by .bsf + .bdf
 - 8. Verify & debug Test some typical patterns, simulate it by .vwf




Lab2_1: Sequence detector


FSM: Mealy Machine and Moore Machine



Finite State Machine Design

- Sequential circuits usually built as a FSM
 - Mealy machine
 - Moore machine
- Let's take 101 sequence detector as an example
 - Textbook 14.1






Draw State Graph, Build State Table

Mealy machine

FIGURE 14-4

Mealy State Graph for Sequence Detector

© Cengage Learning 2014



Moore machine

FIGURE 14-6

Moore State Graph for Sequence Detector

© Cengage Learning 2014




TABLE 14-1

© Cengage Learning 2014

			Pres	ent
Present	Next	State	Out	out
State	X = 0	X = 1	X = 0	X =
So	S ₀	S ₁	0	0
S_1	S ₂	S_1	0	0
S_2	S ₀	S_1	0	1

TABLE 14-3

© Cengage Learning 2014

Present	Next	State	Present		
State	X = 0	X = 1	Output(Z)		
S ₀	So	S ₁	0		
S ₁	S ₂	S ₁	0		
S ₂	So	S ₃	0		
S ₃	S ₂	S ₁	1		

TABLE 14-2

© Cengage Learning 2014

	A^+		Z	•
AB	X = 0	X = 1	X = 0	X = 1
00	00	01	0	0
01	10	01	0	0
10	00	01	0	1

TABLE 14-4

© Cengage Learning 2014

	A^+	B^{+}	
AB	X = 0	X = 1	Z
00	00	01	0
01	11	01	0
11	00	10	0
10	11	01	1

& Logic Design

Pre-draw & Boolean Function

Mealy machine

	A^+B^+			Z		
-A+=X'B	AB	X = 0	<i>X</i> = 1	X = 0	X = 1	
$- B^{+} = X$	00	00	01	0	0	
	01	10	01	0	0	
-Z=XA	10	00	01	0	1	

Moore machine


$$- A^{+} = \underline{(A \oplus B \oplus X)} \cdot \underline{(A + X')}$$


$$- B^+ = (\underline{A \oplus B}) + \underline{A'X}$$


$$-Z = AB'$$

	A^+		
AB	X = 0	X = 1	Z
00	00	01	0
01	11	01	0
11	00	10	0
10	11	01	1

Switching Circuit & Logic Design







Quartus Design




Value at


B 0

Name

clk rst_n




Moore machine



	Name	Value at	0 ps	160 _. 0 ns	320 _. 0 ns	480 _. 0 ns	640 _. 0 ns	800 _. 0 ns	960.0 ns
Name	0 ps	0 ps							
in_	clk	B 0							
in_	rst_n	B 0							
in_	X	B 1							
out -	z	B 0						1	
	> 5-	rst_n x	Name 0 ps - clk B 0 - rst_n B 0 - X B 1	Name	Name	Name	Name	Name	Name

Result Comparison




Tips for vwf:

To ensure that every inputs are caught properly at pos-edges => We change new inputs at neg-edges




Lab2_2: Accumulator

Topic Example: Accumulator



Notice


- An unsigned accumulator design is provided in this section.
- However, you are asked to design a 4-bit signed accumulator.
 - Any modification should be considered.



Short Topic: Unsigned Accumulator

• Specification:

- [Important] Must follow the spec. vigilantly in your final project!!
- Function: summation of 4 4-bits unsigned integer
 - The first input (x_i[3..0]) would come with a "load" signal
 - All inputs changes at neg-edge, it's easier for pos-edge design to take
 - After the 4 numbers are summed properly, give a "done" signal to denote the correct answers (sum o[3..0])





Steps to Design a Small System

- Gate-level schematic design flow:
 - 1. Read the spec. vigilantly!!
 - 2. Divide system Pre-draw a rough architecture
 - 3. Draw state graph Think cautiously about your topic
 - 4. Build state table (State assignment), truth table for Q+ & output
 - 5. K-map Simplify the logic (multi-output simplification)
 - 6. Boolean expression The exact form you're going to make
 - 7. Draw it first Be sure meet the requirements (ex. gate count)
 - 8. Design with tools Implement it (.bdf or.v)
 - You can pack partial circuit as sub-module by .bsf + .bdf
 - 8. Verify & debug Test some typical patterns, simulate it by .vwf



Draw State Graph








Build State Table


Traditional method

State	State+ load=0	State+ load=1	Output (done)
Wait	Wait	Add1	0
Add1	Add2	Add2	0
Add2	Add3	Add3	0
Add3	Done	Done	0
Done	Wait	Add1	1


Tricky method: use counter




Quartus Files




FullAdder4.bdf




FullAdder1.bdf




Controller.bdf




DataReg.bdf



MUX4.bdf




[Hint] Bus




Run Simulation to Verify

Functional Simulation




Timing Simulation




Lab2_3: Weighted Sequence Counter

Advanced exercise



Bar Code Scanner





0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0


Lab2_3: Do something on detected sequence!

Switching Circuit
& Logic Design

System Schematic Diagram








Function of Weighted Sequence Counter

Reset to zero and start detecting the next sequence



Input:

Zero is detected: Need to output score




Output:

Switching Circuit
& Logic Design

Score is valid when done signal is pull to high


Specification for Weighted Sequence Counter



Name	Width	Туре	Radix	Description]	
clk	1	in		Clock, duty cycle 50%		
rst_n	1	in		Asyc. reset when (rst_n==0)		
load	1	in		Marks a new operation & inputs		
Х	1	in		Sequence		
done	1	Out		Marks the output & end of a work		
score[30]	4	Out	Signed	Accumulated Score	itching Circuit	t

& Logic Design

Debugging Experience





Tips 1: Grab Signal by Output Pins


- Like "cout" in C++, let's to do something to "see" them
- For digital ckt debugging, we usually watch the "states" first
 - Leave corresponding output pins in bdf & bsf => watch in vwf
 - Edit→Insert →Insert Node or Bus... Output Group Unconnected output is OK for us Controller_test.bsf 🗵 🛗 Controller_test.bdf* 🗵 Value at 0 ps B 0 B 0 rst_n U 0 X0X1X2X3X 4 X0X1X2X3

Tips 2: Test by Parts

- Test each module separately
- Put a single module in topbdf
 - Add corresponding pins
 - Compile
 - Make a vwf yourself, simulate









More about VWF (1/2)

- Time scale | 0 ps | 160.0 ns | 320.0 ns | 480.0 ns | 640.0 ns | 800.0 ns | 960.0 ns
 - Edit→Set End Time... (default: 1μs)
 - Edit→Grid Size... (default: 10ns)
- Signal Tool Bar 🐹 🛂 八 冱 涯 蹦 🗷 ശ 🇷 🇷
 - Basic Signal Setting スペート ユニ
 - Clock Setting X








More about VWF (2/2)

- Signal Tool Bar
 - − Counter X^c
 - Another way to set clock...





Random value \(\sum_{\textsf{F}} \)






Set value manually











Tips 3: Check Simple Cases First


- If you encounter a bug and have little idea
 - > Checking the simple cases in vwf is easier to find out what's wrong
 - ex. FullSubtractor4





Tips 4: Check Special Cases

- If you pass some simples tests
 - Does not indicate that your system is reliable
 - Test some extreme, rare cases to see whether your system is robust
 - Often find bugs here
 - ex. FullSubtracter4
 - 0-15, 0-1, 8-1, 1-2, 1-15




Common Problems (1/4)

- ★ Please read the problem description carefully.
- About file names:
 - Only the name of the top module is specified (e.g. FA4). Random names are allowed for the sub-circuits (e.g. 1-bit full adder can be named FA, fulladder, fa1,...).
 - Please make sure all the names of the sub-modules are consistent in higher-level designs.
- Please examine there is no Chinese text or space in the directory name.
- In the case that the created files are not under the project, which makes them unable to be found.
 - Please add those files into the project manually.




Common Problems (2/4)

- .bsf files
 - Update your new bsf file in your top module
 - Right click symbol on top module and click "update symbol or block"
- Top design module
 - Top module name must be identical to project name




Common Problems (3/4)

- About .vwf files
 - Only output the result generated by compiled circuit
 - Re-compile first if you have modified the circuit
 - Make sure the "radix" setting matches those in specification
 - Simulation results are all XX
 - Check the pin names
 - Check whether there exists some un-connected wires in your design
 - Be careful when you connect wires to module. (Only the boundary is available)




Common Problems (4/4)

- Common reasons for compile error
 - wire names contain (`) ` +
 - Must not appear in the variable names in programming code such as C++ ...
 - repetitive instance names …
 - This is a bug of Quartus. It should avoid repeating instance names, but sometimes it will fail.
 - Mismatch between .bdf and .bsf files
 - File name mismatch
 - I/O mismatch
 - File/Naming conflict
 - Check if something missed in Project Navigator -> Files.
 - The module instance should be linked to the newest bsf.
 - The names of modules cannot be identical to the element names in the libraries.




Switching Circuit & Logic Design









Switching Circuit

& Logic Design

Late submission policy

Deadline


• Lab1: 11/24 23:59:59

• Lab2: 12/8 23:59:59


• 20% off for 1 day late, 0 point for late submission over 5 days

• E.g. Lab1 submitted on 11/25 will get 90 points at most Lab1 submitted on 11/26 will get 80 points at most Lab1 submitted on/after 11/30 will get 0 point

Start it earlier!



Reference



Reference

- Textbook
 - Fundamentals of Logic Design, Charles H. Roth, Jr., Larry L. Kinney
- Dclab lecture
 - Verilog Coding Guideline, 吳柏辰
 - My First FPGA for Altera DE2-115 Board, 吳柏辰
- CVSD lecture
 - Computer-aided VLSI System Design Linux / Unix Tutorial, 陳滿蓉
- Author of these slides
 - Ver. 1: Ming-Lun Hsieh
 - Ver. 2: Hung-Yu Tseng
 - -- Ver. 3: 吳岳霖
 - -- Ver. 4: Cheng-You Tsai

