

# Rasic L'ogic Design Practicing - Quartus II Schematic

Switching Circuit
& Logic Design


# Logic Design & Simulation Practicing

--Introduction to Quartus II Schematic Tools

Lecturer: TA 蔡承佑 (BL-430) r10943014@ntu.edu.tw


交換電路與邏輯設計課程 Professors: 吳安宇 盧奕璋 江蕙如






#### Outline

- Design Flow Introduction
- Quartus II
  - Introduction
  - Launch Quartus II
  - Install Quartus II
- Quartus Schematic Design Trial: Lab0
- Design Flow: Lab1
- Verilog HDL
- Summary



Combinational Circuit

# **Design Flow Introduction**




### Comb. Ckt Design flow

- Gate-level schematic design flow:
  - 1. Divide system Divide big design to a system of small modules
    - For each small module, do the following steps:
  - Truth table Think thoroughly about your topic
  - 3. K-map Simplify the logic (multi-output simplification)
  - 4. Boolean expression The exact form you're going to make
  - 5. Draw the Ckt Be sure meet the requirements (ex. gate count)
  - 6. Design with tools Implement it (.bdf or.v)
    - You can pack partial circuit as sub-module by .bsf + .bdf
  - 7. Verify & debug Test some typical patterns, simulate it by wave form

Switching Circuit
& Logic Design

### Comb. Ckt Design flow

- Gate-level schematic design flow:
  - 1. Divide system
  - 2. Truth table
  - 3. K-map
  - 4. Boolean expression
  - 5. Draw it first
  - 6. Design with tools
  - 7. Verify & debug




in	<b>⊕</b> -A	U O	0\13\2\14\8\1\6\15\14\2\12\3\12\14\5\14\7\8\5\9\7\3\
in	<b>.</b> B	U 9	9\(7\(3\)\(12\)\(3\)\(6\)\(4\)\(13\)\(2\)\(3\)\(14\)\(9\)\(1\)\(14\)\(11\)\(3\)\(10\)\(11\)\(11\)
95	± S	U 9	9 \( 20 \) 5 \( 26 \) 20 \( 4 \) 12 \( 19 \) 27 \( 4 \) 15 \( 13 \) 26 \( 28 \) 14 \( 6 \) 28 \( 18 \) 11 \( 15 \) 18 \( 8 \) 13 \( 14 \)



Introduction to SchematicTools

# **Quartus II**




#### What is Quartus II?

- It's a software tool for computer-aided digital circuit design
  - Proposed by Altera
  - Especially for programmable logic device (ex. FPGA) from Altera



9.8 Field-Programmable Gate Arrays

- You can design your circuit in both schematic / HDL file on it
  - Both: Design, Simulation, Verification, Analysis and Synthesis
    - Logic (functional) simulation
    - Timing simulation
    - Vector waveform simulation (verification)
    - Logic optimization (with FPGA placement & routing)
    - Programs the logic gates on FPGA board



# Steps to design & verify your circuit

- 1. Launch Quartus II software
  - Install it your self or run on workstation
- 2. Build a Quartus project



- Remember to import the logic elements file
- 4. Compile your design
- 5. Import a wave form file (vwf) (or build it yourself)
- 6. Run functional simulation
  - check whether your design is correct or not
  - If not, back to step #3








9

Tutorial for those who does not work on workstation


## **Install Quartus II**



#### Install

- To avoid compatibility problem
- Virtual Machine File (.vdi) is provided
   -Window 7 + Quartus





#### **Download Virtual Box**

前往 https://www.virtualbox.org/下載安裝



#### **VirtualBox**

#### Welcome to VirtualBox.org!

Screenshots

About

Downloads

Documentation

End-user docs

Technical docs

Contribute

Community

VirtualBox is a powerful x86 and AMD64/Intel64 virtualization product for enterprise as well as home use. Not only is VirtualBox an extremely feature rich, high performance product for enterprise customers, it is also the only professional solution that is freely available as Open Source Software under the terms of the GNU General Public License (GPL) version 2. See "About VirtualBox" for an introduction.

Presently, VirtualBox runs on Windows, Linux, Macintosh, and Solaris hosts and supports a large number of guest operating systems including but not limited to Windows (NT 4.0, 2000, XP, Server 2003, Vista, Windows 7, Windows 8, Windows 10), DOS/Windows 3.x, Linux (2.4, 2.6, 3.x and 4.x), Solaris and OpenSolaris, OS/2, and OpenBSD.

VirtualBox is being actively developed with frequent releases and has an ever growing list of features, supported guest operating systems and platforms it runs on. VirtualBox is a community effort backed by a dedicated company: everyone is encouraged to contribute while Oracle ensures the product always meets professional quality criteria.

Download 5.2
VirtualBox 5.2

Switching Circuit
& Logic Design

#### Import .vdi file

#### Step 1: 打開Virtual Box後,點擊新增




#### Step 3: 選擇記憶體大小



#### Step2:版本選擇Window7(32-bit)



#### Step4: 匯入預先下載的.vdi 檔



#### <u>Step 5: 點擊開啟</u>




Step6:開始使用




Very first step to get in the world of Quartus II

### **Launch Quartus II**




### Launch Quartus II





Lab0: Get it familiar!

## **Quartus Schematic Design Trial**



#### Create a New Project





#### Add Files [page 2 of 5]

Select the design files you want to include in the project. Click Add All to add all design files in the project directory to the project.

Note: you can always add design files to the project later.

File name:								<u>A</u> dd	
File Name	Туре	Library	Design Entry/Synthesis	Tool	HDL Version				Add All
									<u>R</u> emove
									<u>U</u> p
									<u>D</u> own
									Properties
Specify the p	ath nai	mes of an	y non-default libraries.	U <u>s</u> er Librai	ies				
				< <u>B</u> ac	:k <u>N</u> ext >	_	n Ca	ncel	<u>H</u> elp

#### Family & Device Settings [page 3 of 5]

Select the family and device you want to target for compilation. You can install additional device support with the Install Devices co

-De 1 family-

Available devices:

This step is choosing the FPGA device
But we won't use it at this course
So it's not necessary to choose this one,
but it's the most famous device (DE2-115)

Eamily: Cyclone IV E  Devices: All	Package: Any  Pin count: Any			
Target device	Speed grade: Any ▼			
C Auto device selected by the Fitter	Name filter:			
© Specific device selected in 'Available devices' list	<b>▽</b> S <u>h</u> ow advanced devices			
C Other: n/a				

Core Voltage User I/Os **Memory Bits** Embedded multiplier Name LEs EP4CE115F23I7 1.2V 114480 281 3981312 532 EP/CE115E23IQI 1.01/ 11///20 221 3021312 532 EP4CE115F29C7 1.2V 114480 529 3981312 532 EP4CE115F29C8 114480 529 3981312 1.2V 532 EP4CE115F29C8L 1.0V 114480 529 3981312 532 EP4CE115F29C9L 529 3981312 1.0V 114480 532

< Back Next > Finish Cancel Help

#### EDA Tool Settings [page 4 of 5]

Specify the other EDA tools used with the Quartus II software to develop your project.

#### EDA tools:

Tool Type	Tool Name	Format(s)	Run Tool Automatically		
Design Entry/S	<none> ▼</none>	<none> ▼</none>	Run this tool automatically to synthesize the currer		
Simulation	ModelSim-Altera 🔻	Verilog HDL 🔻	$\square$ Run gate-level simulation automatically after comp		
Formal Verifica	<none> ▼</none>				
Board-Level	Timing	<none></none>			
	Symbol	<none></none>			
	Signal Integrity	<none></none>			
	Boundary Scan	<none></none>			


< Back

Next >

Finish


Cancel

<u>H</u>elp




& Logic Design

#### Create a New Project




Switching Circuit
& Logic Design


### Create a Block Diagram File




### Create a Block Diagram File




## Example




## Example




## Example




#### Save it




#### Save it





### Compile





### Compile












Switching Circuit

Sy Logic Design


#### Simulation




Switching Circuit

Source Design


#### Simulation




 You can run timing simulation to see gate delay and transition



#### Simulation




### Save project



Lab1: 4 bits full adder [file: FullAdder4 (directory)]

# **Design Flow**



### Recall: Comb. Ckt Design flow

- Gate-level schematic design flow:
  - 1. Divide system Divide big design to a system of small modules
    - For each small module, do the following steps:
  - 2. Truth table Think thoroughly about your topic
  - 3. K-map Simplify the logic (multi-output simplification)
  - 4. Boolean expression The exact form you're going to make
  - 5. Draw the Ckt Be sure meet the requirements (ex. gate count)
  - 6. Design with tools Implement it (.bdf or.v)
    - You can pack partial circuit as sub-module by .bsf + .bdf
  - Verify & debug Test some typical patterns, simulate it by wave form

Switching Circuit
& Logic Design

### Step 1: Divide Your System

- Divide big design to system of small modules
  - We decide to build a 4-bit ripple adder with 4 identical full adders
    - => easier todesign

#### FIGURE 4-2


Parallel Adder for 4-Bit Binary Numbers


© Cengage Learning 2014

#### FIGURE 4-3

Parallel Adder Composed of Four Full Adders

© Cengage Learning 2014






Switching Circuit

& Logic Design


44

# Step 2: Truth Table

- For every small modules, do the steps: 2, 3, 4, 5, 6
  - But we only have to make a full adder in the tutorial
- Think thoroughly about your topic, list the logic




X	Y	$C_{in}$	Cout	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



# Step 3: K-map Simplify


- Simplify the logic
  - Do multi-output simplification if needed



Switching Circuit
& Logic Design

# Step 4: Boolean Expression

- The exact form you're going to make
  - $-S = (x \oplus y) \oplus Ci$
  - Co = (x⊕y)·Ci + x·y
    - or
  - Co =  $x \cdot Ci + y \cdot Ci + x \cdot y$




# Step 5: Pre-Draw & Check


- Be sure meet the requirements
  - ex. gate count, how many levels


$$-S = (x \oplus y) \oplus Ci$$

$$-$$
 Co = (x⊕y)·Ci + x·y

- or
- Co =  $x \cdot Ci + y \cdot Ci + x \cdot y$









#### Step 6: Quartus Design

- Launch Quartus II
- Create a new project named FA4
  - File -> new project wizard






### Important things about this project

- This project is built with top design named "FA4"
- In all the Labs, we restrict you to use logic gates TAprovided only


TA already put them as library for you

 If you want to set it yourself in the future, do this → when building the project




#### Build the FullAdder1.bdf

- File→New...→Block Diagram/Schematic File→OK
  - Implement it only use gates under NTUEE\_LogicDesign\_Lib



- Important hint!!
  - right click on the I/O pin→Properties to name it
  - The name of pin is important!!



Copy

Paste 🗸 <u>D</u>elete

#### Make FullAdder1 a "Module"

- We want to use the "FullAdder1" 4 times, we can declare it as a module (like C++ class) and generate many instance!!
- All you need is a .bsf file

	Declaration	Implementation	Instance
Quartus Schematic Module	Module Block Symbol File with I/O portinfo. FullAdder1.bsf	Ckt Design Block diagram File FullAdder1.bdf	Grab an instance block to another bdf file ex. FA4 to use it
C++ Object	Object Class (header file) with data, interface EEmitation.h	Object Class (source file)  EEmitation.cpp	Use class included by header in another cpp ex. main.cpp


#### Make FullAdder1 a "Module"


- We want to use the "FullAdder1" 4 times, we can declare it as a module (like C++ class) and generate many instance!!
- All you need is a .bsf file

	Declaration	Implementation	Instance
Quartus Schematic Module	Module Block Symbol File with I/O portinfo. FullAdder1.bsf	Ckt Design Block diagram File FullAdder1.bdf	Grab an instance block to another bdf file ex. FA4 to use it
	FullAdder (g)		Sogic Design

# Draw a FullAdder1.bsf (1/3)


- File → New... → Block Symbol File → OK
- Draw it as you wish by drawing tools







### Draw a FullAdder1.bsf (2/3)

- Drag at the edge to add pins
- Name the pin properly and choose I/O type



Repeat to add all pins properly







Switching Circuit & Logic Design

# Draw a FullAdder1.bsf (3/3)


- Save this .bsf as FullAdder1.bsf
  - Important!! Names are mattered for Quartus
  - The .bsf will search for implementation file with the same name






### The Top Design: FA4.bdf


- File→New...→Block Diagram/Schematic File→OK
- From now on, you can use the "FullAdder1" module





### The Top Design: FA4.bdf

- File→New...→Block Diagram/Schematic File→OK
- From now on, you can use the "FullAdder1" module





Switching Circuit & Logic Design


#### 0 and 1, Ground and VCC


#### You can

- use ground (gnd\_1) as 0
- use voltage circuit (vcc\_1) as 1










### Array of pins / wires


By naming the I/O pins as xxx[(N-1)..0], it would generate N pins with the name: xxx[0], xxx[1], ..., xxx[N-1]




# Array of pins / wires

#### Method 1:

You can expand the pins, and link each pin with proper wire




- Method 2:
  - You can right click on a wire to name the wire
  - Wires / pins with the same name "are linked implicitly"



Switching Circuit & Logic Design


# The Top Design: FA4.bdf

- Remember to save this bdf as FA4.bdf
  - The "name" that our top design is set when project created
- File→Save poject
- Start Compilation
  - Check no error exists
- File→Save poject



# Step 7: Verify & Debug

- Test some typical patterns, simulate it by .vwf
- We are "requested" (given) a test01.vwf file
  - We must follow the I/O pins name of it
  - And pass all the patterns





& Logic Design

#### vwf Advanced

- How can we make a vwf like this?
  - Follow steps in p.32 p.40
  - You can pick "wire group" when using node finder
    - Right click →Insert Node or Bus...
       →Node Finder... →List
  - You can select the interval and ctrl+alt+r to generate random value


You can set radix to change base





**Quick Preview** 

### Verilog HDL - Comb. Gate Level design




### What is Verilog HDL(Hardware Description Language)?

- Key features of Verilog
  - Multiple levels of abstraction
    - Behavioral
    - Functional (RTL:Register Transfer Level)
    - Structural (Gate-Level)
  - Model the timing of the system
  - Express the concurrency
  - Verify the design

- Why not C++?
  - Not natively used for ckt design
  - Natively an imperative programming language
  - Ckt is parallel anytime anywhere
    - Every time every signals change their values, we need to trace them & interact with each other
- But be careful that our computer is still imperative
  - => All the parallel performance is "simulated"
  - Verilog is a language easy to "design HW" & "simulate it"



### Generate Verilog Design File from Schematic




#### An Example - FullAdder


Interconnections of logic elements

```
module FullAdder1(Ci,x,y,S,Co);
   Module interface declaration
                                         input wire Ci;
                                         input wire x;
                                         input wire y;
                                        output wire S;
                                         output wire Co;
                                                 SYNTHESIZED WIRE 4;
                                         wire
                                                 SYNTHESIZED WIRE 2;
                                         wire
                                                 SYNTHESIZED WIRE 3;
                                         wire
                                                b2v inst(
                                       -xor 2
                                             .i1(x),
                                             .i2(y),
                                             .o1(SYNTHESIZED WIRE 4));
                                       mor 2
                                                b2v inst1(
                                             .i1(SYNTHESIZED WIRE 4),
                                             .i2(Ci),
                                             .o1(S));
Descripting the interconnections
```


```
and 2
         b2v inst2(
     .i1(SYNTHESIZED WIRE 4),
     .i2(Ci),
     .o1(SYNTHESIZED WIRE 2));
         b2v inst3(
and 2
      .i1(x),
     .i2(y),
      .o1(SYNTHESIZED WIRE 3));
⊟or 2
         b2v inst4(
     .i1(SYNTHESIZED WIRE 2),
      .i2(SYNTHESIZED WIRE 3),
      .o1(Co));
 endmodule
```



# Generate block diagram image




# **Summary**



# Schematic Combinational Circuit Design

#### **General Design Flow**


- 1. Divide system
- 2. Truth table
- 3. K-map
- 4. Boolean expression
- 5. Draw it first
- 6. Design with tools
- 7. Verify & debug





– S = (x⊕y)⊕Ci – Co = (x⊕y)·Ci + x·y

Parallel




#### **Quartus II Project Flow**

- Launch Quartus II software
- 2. Build a Quartus project
- 3. Realize your circuit in .bdf
  - bsf as modules declaration
- New Project Wizard...

  FullAdder1.bdf


  FullAdder1.bdf

- 4. Compile your design
  - Import / build a .vwf file as testbench
- 6. Run functional simulation



#### Schematic v.s. HDL

# Schematic Design (Block Diagram Design)



- Visualizing, easy to realize the hierarchical architecture
- Easy for beginners to catch up
- But hard to scale up for large designs
- Hard for programs to read

# HDL Design (Hardware description language)

```
□xor_2 b2v_inst4(
                         .i1(A),
⊢module fullAdder1(
                                           □and 2 b2v inst8(
                         .i2(B),
 input
          Ci,
                                                .i1(A),
                         .o1(WIRE 4));
                                               .i2(B),
                                                .o1(WIRE 3));
                    output
                         .i1(WIRE 4),
                                           ⊟or 2 b2v inst9(
                         .i2(Ci),
                                                .i1(WIRE 2),
                         .o1(S));
                                               .i2(WIRE 3),
                                                .o1(Co));
                    □and 2 b2v inst7(
                         .i1(WIRE 4),
       WIRE 3;
                                            endmodule
                         .i2(Ci),
                         .o1(WIRE 2));
```

- Explicit, easy for programs (EDA tools) reading & processing
- Needs to learn a new computer language (HDL) first
- Easy to scale up for complex designs
- Higher level logic design (ex. RTlevel)



Better ask twice than lose you wayonce.

Q&A

