

1) Define Computer organisation, Computer design and computer architecture

A. Computer organisation :- Computer organisation deals with the structure and behaviour of computer system as seen by the user.

- * It deals with the components of a connection in a system from computer organisation.
- * It tells us how exactly all the unit in the system are arranged and interconnected where as an organisation express the realization of architecture.
- * An organisation done on the basis of architecture. Computer organisation deals with low-level design issues.
- * Organisation involves physical components (unit design Address, Signals, peripherals)

Computer Design: The architectural design of a computer system is concerned

② with the specification of various functional modules, such as processor and memories, and structuring them together into a computer system.

Computer Architecture: Computer Architecture is concerned with the way hardware components are connected together to form a computer system. It acts as interface between hardware and software.

- * Computer architecture helps us to understand the functionalities of a system.
- * A programmer can view architecture as considered first.
- * Computer architecture deals with high level design issues.

2) what is Micro Operation? write about Register Transfer language.

The operation on data stored in registers

are called microoperations. A micro-operation is an elementary operation performed on the information stored in one or more registers. Examples of micro-operations are shift, count, clear and load.

Register Transfer language:-

- * The symbolic notation used to describe the micro-operation transfer among registers is called RTL.
- * The use of symbols instead of narrative explanations provides an organized and concise manner for listing the micro-operation sequences in registers and the control functions that initiate them.
- * A register transfer language is a system for expressing in symbolic form the micro-operation sequences among the registers of a digital module.
- * It is a convenient tool for describing the internal organisation of digital computers.

(4)

in concise and precise manner.

LONG ANSWER QUESTIONS:-

- 3) With the help of examples, explain in detail various types of memory reference instructions.

$\lambda *$	Symbol	Operation decoder	Symbolic des-cryption
	AND	D0	$AC \leftarrow AC \cap M[AR]$
	ADD	D1	$AC \leftarrow AC + M[AR]$
	LDA	D2	$AC \leftarrow M[AR]$
	STA	D3	$M[AR] \leftarrow AL$
	BUN	D4	$PC \leftarrow AR$
	BSA	D5	$M[AR] \leftarrow PC, PC \leftarrow AR+1$
	ISZ	D6	$M[AR] \leftarrow M[AR]+1$ if $M[AR]+1 = 0$, then $PC \leftarrow PC+1$

- * The effective address of the instruction is in AR and was placed there during timing signal T_2 when $I=0$, or during timing signal T_3 when $I=1$.

- * Memory cycle is assumed to be short enough to complete in a CPU cycle
- * The execution of MR instruction starts with T₄

AND to AC.

D₀T₄: DR \leftarrow M[AR].

D₀T₅: AC \leftarrow AC \wedge DR, SC \leftarrow 0

Read Operand
AND with AC

ADD to AC

D₁T₄: DR \leftarrow M[AR].

D₁T₅: AC \leftarrow AC + DR, E \leftarrow cout,
SC \leftarrow 0

Read Operand
Add to AC
and store
carry unit E

LDA: Load to AC

D₂T₄: DR \leftarrow M[AR]

D₂T₅: AC \leftarrow DR, SC \leftarrow 0.

STA: Store AC

D₃T₄: M[AR] \leftarrow AC, SC \leftarrow 0.


BUN: Branch unconditionally

D₄T₄: PC \leftarrow AR, SC \leftarrow 0.

BSA: Branch and save return address

M[AR] \leftarrow PC, PC \leftarrow AR + 1.

6



BSA:

 $D_5 T_4 : M[AR] \leftarrow DC, AR \leftarrow AR + 1.$
 $D_5 T_5 : PC \leftarrow AR, SC \leftarrow 0.$

ISA: Increment and Skip if zero.

 $D_6 T_4 : DR \leftarrow M[AR]$
 $D_6 T_5 : DR \leftarrow DR + 1$
 $D_6 T_4 : M[AR] \leftarrow DR, \text{ if } (DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0.$

4).

Draw and Explain about the Instruction Cycle state diagram.

* In basic computer, a machine instruction is executed in the following cycle.


1. Fetch an instruction from memory.
2. Decode the instruction
3. Read the effective address from memory if the instruction has an indirect address.
4. Execute the instruction

* After an instruction is executed, the cycle starts again for next instruction.

Fetch and Decode : T₀ : AR \leftarrow PC (S₀S₁S₂ = 010, T₀ = 1)


T₁ : TR \leftarrow M[AR], PC \leftarrow PC + 1
 $(S_0S_1S_2 = 111, T_1 = 1)$

T₂ : D₀, ... D₄ \leftarrow Decode I.R.
 $(I_{12-14}), AR \leftarrow I.R (0-11)$
 $I \leftarrow I.R (15)$.



⑨

THE TYPE OF INSTRUCTION.



$D7 \neq 1, T3 \neq 1 : AR \leftarrow M[AR]$.

$D7 \neq 1, T3 = 1 : \text{Nothing}$.

$D7 = 1, T3 \neq 1 : \text{Execute a register reference instr.}$


$D7 = 1, T3 = 1 : \text{Execute an input-output instruction}$

10


5) With the help of block diagram, explain about Half Adder, Full Adder, Parallel Adder.

A: Full Adder:-

- * Digital circuit that forms the arithmetic sum of 2 bits and the previous carry is called FULL ADDER.
- * The carries are connected in a chain through the full-adders.
- * The input carry to the binary adder is C_0 and the output carry is C_4 . The S output of the full-adders generates the required sum bits.



- * The addition and subtraction operations can be combined into one common circuit by including an exclusive-OR gate with each full adder.



4-bit adder-subtractor

- * The mode input M controls the operation when $M=0$, the circuit is an adder and when $M=1$, the circuit seems a subtractor.
- * Each exclusive-OR gate receives input M and one of the inputs of B .
- * When $M=0$, we have $B \times \text{CORD} = B$. The full adders receive the value of B , the input carry is 0 and the circuit performs $A + B$.
- * When $M=1$, we have $B \times \text{ORL} = B'$ & $C_0 = 1$.


Half Adder:

- * One of the inputs to the least significant half adder (MA) is connected to logic 1 &

12

the other input is connected to the least significant bit of the number to be incremented.


- * The output carry of one half-adder is connected to one of the inputs of the next higher order half adder.



- * The unit can be extended to an n-bit binary incrementer by extending diagrams to include n half-adders.

Parallel Adder:-

- * The basic component of an arithmetic unit is the parallel adder.



1). Discuss in short about signed 1's complement & 2's complement representation.

This is a simple algorithm to convert a binary number into 1's complement. To get 1's complement of a binary number, simply invert the given number.

2's complement.


There is a simple algorithm to convert a binary no. into 2's complement. To get 2's complement of a binary number, simply invert the given no. & add 1 to the least significant bit (LSB) of given result

2). Write a short on floating point representation of decimal number.
This representation does not deserve a specific no. of bits for the integer or fixed fractional part. Instead it reserves a certain no. of bits for the no. and a certain no. of bits to say where within that no. the decimal place sits. The floating no. representation of a no has two part. The first part represents a sign bit. Signed point no. called mantissa may be fraction or an integer. Floating point is always interpreted to represent a number in the following

form $M \times 2^e$


Only the mantissa m & the exponent e are physically represented in the register. A floating point no is said to be normalised

If most significant digit of mantissa is 1



- Q3) Explain IEEE floating representation in single precision and double precision format with an example.

Single Precision.




Sign : 1 (31st bit).

biased exponent : 8 (20-23).

Normalised Mantissa : 23 (22-0).

Bias : 127.

Double Precision



Sign = 1 (1st bit).

Bias'd Exponent : $11(62-65)$.

Normalised Mantissa : $\underline{23}(22-0) \quad 53(51-0)$

Bias : 1023.

Example :

85.125 .

$$85 = 1010101; 0.125 = 001$$

$$28.125 = 1010101.001$$

$$= 1.010101001 \times 2^7$$

Sign = 0

i) Single Precision

Bias'd exponent $127+6=133$.

$$133 = 10000101$$

Normalised Mantissa = 010101001

we will add 0's to complete the 23 bits

2) Double Precision

Biased exponent $1023 + 6 = 1029$.

$1024 = 100000000100$.

Normal Mantissa = 010101001.

We will add 0's to complete the 52 bits

The IEEE 754 double precision is = 0

100000000101 010101001000000000000000

Explain Booth Multiplication algorithm with an example using necessary diagrams

Booth algorithm is a multiplication algorithm that multiplies two signed binary no in 2's complement notation.

PROCEDURE :-

- 1) Let M is the multiplicand
- 2) Let d is the multiplier
- 3) Consider a 1-bit register d_{-1} to initialize it to 0
- 4) Consider a register A to initialize it to 0.

$$M=6 = 0110$$

$$Q=2 = 0010 \quad (Q_3, Q_2, Q_1, Q_0)$$

Both algorithm calculate the product in n -steps where n is the no. of bits used to represent the no.

Q5) Explain about decimal subtraction operating using flow chart & hardware configuration with an example.

We designated the magnitude of 2 no's. by A & B where the signed no's are added or subtracted. We find that there are 8 diff conditions to consider, depending on the sign of no's & the operation performed. The algorithm for condition addition & subtraction are derived from the Table & can be stated.

Operation	Add Magnitude	Subtract Magnitude when $A > B$	Subtract Magnitude when $A < B$	Subtract Magnitude when $A=B$
$(+A) + (+B)$	$+ (A+B)$	$-(A+B)$	$-(B-A)$	$+ (A-B)$
$(+A) + (-B)$		$-(A-B)$	$+(B-A)$	$+ (A-B)$
$(-A) + (+B)$				
$(-A) + (-B)$	$- (A+B)$	$+ (A-B)$	$-(B-A)$	$+ (A-B)$
$(+A) - (+B)$	$- (A+B)$			
$(+A) - (-B)$	$- (A+B)$			
$(-A) - (+B)$	$-$	$-(A-B)$	$+(B-A)$	$+ (A-B)$
$(-A) - (-B)$	$-$			

Subtract operation

Mirrored in A
rotated in B

add operation

Augend in A
Gedank in B

=1

-10

15

11