

☰ cisc architecture | COA



⏮ ⏪ ⏩ ⏭ 4:14 / 5:53



Complex Inst Set Comp.




⇒ To minimize the no: of inst per prog
ignoring the no: of cycles per inst

⇒ Desktop or laptop comp

⇒ Very little RAM is req to store inst.

Architecture:



Reduced Inst Set



1 inst ⇒ 1 clock

⇒ tablets, smartph


DMA Controller (8257)

||

Direct Memory Access

||

It is designed by Intel to transfer data at the fastest rate



DMA Controller (8257)


||

Direct Memory Access

||


It is designed by Intel to transfer data at the fastest rate

⇒ It allows the device to transfer data directly to/from memory without CPU involvement.



Direct Memory Access


It is designed by Intel to transfer data at the fastest rate



⇒ It allows the device to transfer data directly to/from memory without CPU involvement.

⇒ How DMA operations are performed?

- ① Device (peripheral) wants to send data to memory
first device has to send DMA req (DRA)
↓
DMA Controller.



DMA controller basic operation



It is designed by Intel to transfer data at the fastest rate

⇒ It allows the device to transfer data directly to/from memory without CPU involvement.

⇒ How DMA operations are performed?

① Device (peripheral) wants to send data to memory
first device has to send DMA req (DRA)

② DMA controller send ⇒ HLR (hold req) to CPU.



DMA controller basic operation



It is designed by Intel to transfer data at the fastest rate

⇒ It allows the device to transfer data directly to/from memory without CPU involvement.

⇒ How DMA operations are performed?

- ① Device (peripheral) wants to send data to memory
first device has to send DMA req (DRA)

- ② DMA controller send ⇒ HLDQ (hold req) to CPU & waits for HLDQ CPU to send HLDA



9:44 / 13:52



③ The CPU leaves the control over bus & ack the HLDA signal to DMA controller.

④ Now CPU is in HOLD state, DMA controller has to manage operations over buses to CPU, memory, I/O devices.

Are you good at math?


Sign-up now, and earn money in your own time, doing what you love!

portal.photomath.net



DMA controller basic operation

⑨ Now CPU is in HOLD state, DMA controller has to manage operations over buses for CPU, memory, I/O devices.



Design & Implementation of Simple CPU


- ALU
- Registers
- Memory & I/O interface
- Control unit
- clock
- Bus

Design & Implementation of Simple CPU


- ALU
- Registers
- Memory & I/O interface
- Control unit
- Clock
- Bus

→ Control
→ data movement
→ data processing
→ data storage


i/p




Generic Computer Organization



CPU Internal Organization



Hardware for Booth algorithm:



Data manipulation Instructions

1. Arithmetic Instructions
2. Logical
3. Shift

Arithmetic Instructions

<u>Name</u>	<u>Mnemonic</u>
Add	ADD
Subtract	SUB
Multiply	MUL
Divide	DIV
Increment	INC
Decrement	DEC
Add with Carry	ADDC
Subtract with borrow	SUBB
2's Complement	Neg


Logical Instructions

<u>Name</u>	<u>Mnemonic</u>
Clear	CLR
Set	SET
Complement	COM
AND	AND
OR	OR
Exclusive-OR	XOR
Clear Carry	CLRC
Set Carry	SETC
Complement Carry	COMC
Enable Interrupt	FI
Disable "	DI


Shift Instructions

<u>Name</u>	<u>Mnemonic</u>
Logical Shift Left	SHL
" " Right	SHR
Rotate Left	ROL
" " Right	ROR
Rotate Left through Carry	ROLC
Rotate Right through Carry	RORC
Arithmetic Shift Left	SHLA
" " Right	SHRA


Input - Output Interface



Input - Output Interface





~~Data~~
~~Address~~
Control



1. Isolated I/O
2. memory mapped I/O



Modes of transfer programmed I/O



Flag = 1 or 0

yes
with program


Modes of transfer programmed I/O



Flag = 1 or 0


Bus and memory transfer

Bus System for 4 registers



Control Memory

Microprogrammed Control Organization



CPU, I/O devices, memory
ALU, registers, Control unit


Press Esc to exit full screen

Instruction Cycle

4 phases


1. Fetch
2. Decode
3. Read effective address
4. Execute the α

Instruction Cycle



Program → Memory unit

sequence of inst → IR



IR → I=0 direct
I=1 indirect
↓
EA from mem

→ Step 1: start $PC \leftarrow 0$

Step 2: T_0 : $AR \leftarrow PC$

Step 3: T_1 : $IR \leftarrow M[AR], PC \leftarrow PC + 1$


Step 4: T_2 : decode opcode IR (12-14)
 $AR \leftarrow IR(0-11), I \leftarrow IR(15)$

Step 5: T_3 : decision

Memory reference
Register reference Instruction
I/O reference ?

} fetch from memory

} decode



Floating Point Addition and Subtraction Alg



1. Check for zeros
2. Alignment of mantissas
3. Add or subtract mantissas
4. Normalize the result

mantissa \times base^{exponent}

0.23456

Parallel Processing in Computer Orga. Architect

Processor with multiple functional units



M. J. Flynn

1. SISD
2. SIMD
3. MISD
4. MIMD

Types of instructions

⇒ Most comp inst can be classified into 3 categories

- ① Data transfer inst
- ② Data Manipulation inst
- ③ Program Control inst

into 3 Categories

① Data Transfer Inst

② Data Manipulation Inst

③ Program Control Inst

of data from
c to another
changing the
inf content

Are those that
perform arithmetic,
logic, shift op

This inst provide decision
making capabilities &
change the path
taken by the prog
when executed in the

① Data transfer Inst

② Ax, Bx.

Name

Mnemonic

Load

LD

store

ST

Move

MOV

Exchange

XCH

Input

IN

output

OUT

Push

PUSH

Arithmetic inst



Mnemonic

ent INC
ment DEC
ADD
act SUB
ply MUL
de DIV

logical &
bit manipulation



Name Mnemonic

clear CLR
Complement COM
And AND
OR OR
Exclusive OR XOR
Clear carry CLRC

shift inst



Name Mnemonic

logical shift right SHR
" " left SHL
Arithmetic shift right SHRA
" " left SHRL
Rotate R

Arithmetic inst



Mnemonic

ent	INC
ment	DEC
	ADD
act	SUB
ply	MUL
de	DIV
ate	NEG.

logical &
bit manipulation



Name Mnemonic

clear	CLR
Complement	COM
And	AND
OR	OR
Exclusive OR	XOR
Clear carry	CLRC

shift inst




Name Mnemonic

logical shift right	SHR
" " left	SHL
Arithmetic shift right	SHRA
" " left	SHRL
Rotate right	ROR
" left	ROL

Program Control Inst

<u>Name</u>	<u>Mnemonics</u>
Branch	BR
Jump	Jmp
Skip	SKP
Call	CALL
Return	R

initiate
result → .per



CPU cannot transfer unless the peripherals are ready

do the service the signal or condition.

⇒ Identify the source of interrupt

CPU ← ← ← communication

keyboards } lowest priority

priority interrupts:

magnetic disk. } highest priority
↓
high speed

Types of interrupts:

H/W

⇒ the signals come from external or H/W

Eg:- Pressing a key in keyboard

① maskable

CPU = high priority is there wait!

② non maskable

cannot be delayed
process immmed

s/w

internal sys of comp sys

normal inter

↓
int caused by s/w inst

exception

↓
unplanned interrupt

↓
It is the memory which is
very nearest to the CPU, all recent
inst. are stored into cache memory.


⇒ Cache Memory is attached for storing the
c/p which is given by the user &
which is necessary for the CPU to perform a task.

(M.M.)

① Memory Hierarchy:


Comp mem should be fast, large & inexpensive

The mem hierarchy is to obtain the highest possible access speed while minimizing the total cost of mem sys




Main Memory :- It stores data & program during computer operation.

⇒ It uses semiconductor technology hence known as semiconductor memory.



computer system.

⇒ It uses Semiconductors technology
hence known as semiconductor memory.



CISC

- ⇒ emphasis on Hardware
- ⇒ Multiple clock cycle
- ⇒ not or less pipelined
- ⇒ memory to memory
- ⇒ variable format instruction
- ⇒ Any inst. may refer

RISC

- ⇒ emphasis on software
- ⇒ single clock cycle
- ⇒ Highly pipelined
- ⇒ Register to Register
- ⇒ fixed format instruction


Memory cells - SRAM and DRAM cells

RAM is a volatile mem

↓ turned on again

Bios \Rightarrow reads ur OS & load the related files from hard disk back into RAM.

block diag of RAM:



CS	WR	mem operation
0	X	None
1	0	Read selected word
1	1	Write selected word

SRAM & DRAM

⇒ Semiconductor mem
each bit will stored

⇒ doesn't need refreshing

⇒ retains content as
long as power applied


⇒ 10 nsec

⇒ cache mem &
for date & time settings


⇒ Mos & a capacitor for basic storage

⇒ refreshing required

RISC (Reduced Instruction Set Computer)



RISC:- It is designed to reduce the execution time by simplifying the inst set comp.




RISC: It is designed to reduce the execution
time by simplifying the inst set comp.

Each inst requires — only 1 clock cycle.

↓
fetch, ~~decode~~, execute

It is used in portable devices like
Apple Ipad, smartphones & tablets.



Characteristics of RISC

- ⇒ It consists of simple inst
- ⇒ It supports various data type formats
- ⇒ It utilizes simple addressing modes
- ⇒ one cycle execution time
- ⇒ LOAD & STORE inst are used to access the mem loc.

Complex Inst Set Comp.

↓

- ⇒ To minimize the no: of inst per prog ignoring the no: of cycles per inst
- ⇒ Desktop or laptop comp
- ⇒ Very little RAM is req to store inst.

Architecture:

Reduced Inst Set

↓

- 1 inst \Rightarrow 1 clock cycle
- ⇒ tablets, smartphones