




ignoring the not of cycles for mot I hat => 1 clock => tablets smartph > Desktop o laptop comp > Very little RAM is seg to stone mal



Direct Menny Access It is designed by Intel to transfer data at the fastest rate > It allows the device to transfer data directly tolprom memory without CPU historient.

It is designed by Intel to transfer data at the fastest rate memory without CPU involvement. >> How DMA operations one performed? 1 Device (peripheral) wants to send data to memory (list device has to send DMA reg (DRA)





■ DMA controller basic operation (3) The CPV leaves the control over our & ack the HLDA Signal to DMA controller. @ NOW CPU is in MOLD state, AMA controller has to Manage operations over buses to CPU, memory, 26 devices.

Are you good at math?


DMA controller basic operation of Now CPU is in HOLD State, AMA Controller has to Manage operations over losses to cpu, memory, Its devices. 13:12 / 13:52


Design & Implementation of Simple CPU


· Registers
· Memory & I/o interface
· Control unit

· clock

· Bus









Data manipulation Instructions
The Anthometric Instructions
2 logical
3 shyk "


Logical Instructions


	101		-==
Asithm	elic Instructions	clear	Myemaic
Name	Mnemonic	Ser	SET
Add	ADD	Carphyer	COM
Subbact	Sug	DNA	OL
Multiply	ML	de	Xce
Divide	DIV	Goldene-ce	CLEC
irem ent	INC	Set Carry	SETC
renent	DEC	Confidence Cory	Como
nibs Carry	ADDC		67
with borner	SUBB	Braide Sittempt	
's Comban	NGC	Disak .,	DE


Dude suscera	
The same of the sa	enac
roard sit is	SHL
" " 394	ROL
Rotate let	ROR
Rotat ly- brough carry	Rde
Rotate sign through Carry	ROPC
Carry	SHLA
Anometic Style Let	
11 11 204	SHEA




















Instruction Cycle 15 17 1312 11 - 0 Program + -> Memory unit sequence of met → IR


I Instruction cycle


IR > I=0 direct


Indirect Jetch decode Execute Exponmen

decision Step2+ To: AREPC
Step3: T., 1. IR < M[AR], PCEPC+1] fetch from menny -> Step: Start SC < 0 Steps T2 + decople opcode IR (12-14) } decode

ARE IR(0-11), IE IR(15) } decode 73 1- decision. Hemory reference Instruction
I/O reference I







Types of retouctions > Most comp met can be classified nto 3 categoria 1 Data toansfer Inst 1 Data Manipulation met 3) Program Control Met

1 Data tourste Inst 1 Data Manipulation met Program Control Mist of data from c to another This met provide decision Are those that making Capabilities & perform anithmetic, Change the path changing the logic, Shift-open taked by the prog int content When Executed in the

1 Data transfer Inst

Ax, Bx.

Nami	2

Load

stre

Move

Exchange Input Output Push

Mnemonic

ST

MOV

XCH

IN

OUT

PUSH



instruction types in computer architecture Arithmetic met logical & bit manipulation Mnemonic Name Mnemonic Name Mnemonic INC logical shiftsight SHR Milhoretic Shiftsight SHRA Milhoretic Shiftsight SHRA clean CLR DEC Complement con ADD AND AND SUB MUL Exclusive OF XOR DIV Clean Carry 10:10/11:40

Alithmetic Met logical & bit manipulation Name Mnemonic Mnemonic Name Mnemonic INC logical shift oight StIR clear CLR DEC ment Complement con ADA Milhoreticship sight SHRA ANA ANA SUB 6R 6R bly de MUL Rotate right ROR Exclusive OR XOR DIV ale Clear Carry CLRC NEG.

Name Branch Jump Skip Mnemonics BR Jmp SKP CALL Call Return


do the service the signal of Condition. roult > . Per CPU Cannot transfer unless the Didentify the Source of interrupt philiphanes are ready CPU E Communication entority interrupt; keyboards lowest magnetic disk. I highest high speed high speed internal sys of Types of interrupts: Eg:- Preveng a key in keyboard exception unplanned interrupt mi coused by annot be delayed U maskable & Swinst PU= high monty is there process Ammed (

It is the memory which is very hearest to the cpo, all recent inst. are stred into Cache memory.

Scache Memory is attached for storing the clip which is given by the use. I which is necessary for the cpv to portion a lost.

comp men should be fast, large & in expensive The mem hierarchy is to obtain. He highest ble arrens speed while minimizing the total and hen sys Cache Magnetiz Disk Magnetic tape

Main Memory 1 - 9+ stores data & porgam Computa oper. => St was semiconductors technology hence known as semiconductor memory. Tsemicanducta Memay NON volatic Volatile



RISC >> Emphasis on software > Emphasis on Handware > Multiple clock cycle >> single clock cycle >> Highly pipelined > not o less pipelined > memory to memory >> Register to Register.
>> fixed format instruction > vourable format instruction >> Any mst may refer

M-2000

Memory cells - SRAM and DRAM Cells RAM is a volatile mem

I turned on again

Blos => reads ur os & load the
related files from hand disk
back into RAM. O X None

None

Read selected word

Write selected word 2 xn mem out

SRAM >> semiconductor mem Each bit will stored >> doesn't need replacing > retains content as long as power applied => 10n see > Cache meme In date & time settings

a DRAM

m > Mos & a capicho for basic strage

sepreshing required

(Reduced Instruction Set Computer) CISC nocesson RISC: It is designed to reduce the execution time by simplifying the net set comp.

CISC It is designed to reduce the execution time by smplifying the net set comp. Each not requires - only I clock cycle. jetch, decode, Execute

Apple 1 pod, smartphores etablets. Handwired C.V nstruction Cache Cache M.M.

Characteristres of RISC > It consists of simple inst > It supports various data type formats > It altilizes simple addressing moder > one cycle Execution time > load & STORE met are used to alless the men loc.

Complex Inst Set Comp.) To minimize the not of net perpage ignoring the not of cycles for met 1 hst => 1 clock c => tablets smartphon > Desktop o laptop comp > Very little RAM is veg to stone mal Adritecture: