

4 Jan 2019  
Friday

## Computer Organisation

⇒ Two types of computer

General purpose

Embedded system

- ⇒ memory
- ⇒ Register
- ⇒ ALU (Arithmetic Logic Unit)

### Notes

Three kinds of Memory:-

↳ Long term memory ROM

↳ Short term memory SRAM → flip flop memory


↳ DRAM → middle term memory

↳ when the power is off, data is present until capacitor gets discharged.

## Computer System →

It converts one form of data into another form.  
Under the control of program.

Objective of Computer System → Execution of a program



\* Analog signal means computer waves.

\* Digital signal means discrete waves

### Analog



### Digital



\* Signals understand only 2 values → 0 & 1

\* Computer understands only digital signals, it  
understands sequence of 0's & 1's.


\* Language understood by computer is Binary  
language.

- \* The digital signals consist of 1's & 0's.
- \* The no. system where radix is 2 called binary no. that is ultimately understood by computer.

CPU understands only Binary language. As the computer, ASCII is a translator to convert one form to another such as Keyboard & CPU.

Program → Sequence of Instructions along with data.

Ans → Identifying the instruction is not meaningful operation. Processing is a main key for getting meaningful data.



Def) Instruction is a binary sequence / pattern (1's & 0's pattern) which is designed for processor to perform some task.

Data → Binary sequence associated with a value.

→ While operating the instruction, how the processor come to know about task.

At. Program <sup>stored in</sup> memory → address.

→ How our processor recognise the operations associated with respect to binary pattern.

At. It is done by instruction format.


Instruction format → Layout of justify

↳ Depend upon size of justify

## Internal structure of Instn

Before giving the layout of Instn, we need to give the size of Instn / length of Instn.

Instruction format




opcode → Type of task

→ How many operations introduced?

Encoding If there are  $2^n$  combinations, they are delivered by n bits. ( $\log_2$ )


Decoding If there are n bits, then it is defined by  $2^n$  bits ( $\log_2$ ).

(Def-2) Instructions are encoded binary pattern which is associated with unique operations.



Q) How the length of opcode is restricted?  
The length of the opcode field based on no. of operations supported by processor.

Ans



binding means pairing associated with symbol.

→ association between signal and operation

Signal      operation  
 $D_0 \rightarrow +$       At the time of  
 $D_1 \rightarrow -$       designing, the designer responsibility.  
 $D_2 \rightarrow *$

## Computer Architecture:

It is concerned with the structure and behaviour of the various functional modules of the computer and how they interact to provide processing needs of the user.

## Computer Organisation

It is concerned with the way the hardware components are connected together to form a computer system.

## Ch- Register Transfer & Microoperations

# Register Transfer Language

# Register Transfer

# Bus & Memory Transfer

# Arithmetic microoperations

# Logic microoperations

# Shift microoperations.

# Arithmetic logic shift unit.

## # Register Transfer Language.

### Microoperations

Operations executed on data stored in registers are called microoperations.

A microoperation is an elementary operation performed on information stored in one or more registers. Result of operation may replace the previous binary info of a register or may be transferred to another register.

e.g. of microoperations are shift, count, clear and load.

the internal hardware organisation of a digital computer is best defined by specifying:

- 1) The set of registers it contains & their fun.
- 2) Sequence of microoperations performed on binary info stored in registers.
- 3) Control that initiates the seq. of microoperations.

The symbolic notation used to describe the microoperation transfers among registers is called a register transfer language.


It is convenient tool for describing the internal organisation of digital computers in concise & precise manner. It can also be used to facilitate the design process of digital systems.

## Register Transfer

(a) Register R




(b) Showing individual bits.




← Right to left.


(c) Numbering of bits



(d) Divided into two parts



Info transfer from one register to another is designated in symbolic form by means of replacement operator.



denoted a transfer of the content of R1 into register R2.

Under a predetermined control condition

e.g. if ( $P=1$ ) then  $(R2 \leftarrow R1)$

Symbols  $\boxed{[P: R2 \leftarrow R1]}$

#  $MAR \rightarrow$  memory access register

Examples

$MAR, R2$

<u>Symbol</u>	<u>Description</u>	
Letters (Alpha numerals)	Denotes a register	
Parentheses ()	Denotes a part of register	$R2(0-7), R2(L)$
Arrow ( $\leftarrow$ )	Denotes transfer of info	$R2 \leftarrow R1$
Comma,	Separates two microoperations	$R2 \leftarrow R1, R1 \leftarrow RR$

## # Bus & Memory Transfers

A digital computer has many registers, and rather than connecting wires between all registers to transfer information between them, a common bus is used.

Bus is a path over which info is transferred from any of several sources to any of several destinations.

From a register to Bus:  $Bus \leftarrow R$

The transfer from bus to register  $R1 \leftarrow Bus$

the content of selected register is placed on the bus and the content of the bus is loaded into register R1 by activating its load control input

## Memory Transfer

- The transfer of info from memory to outside world i.e. I/O interface is called a read operation.
- The transfer of new info to be stored in memory is called a write operation.
- These kind of transfers are achieved via a system bus. It is necessary to supply the address of the memory location for memory transfer operations.

## Memory Read

- The memory unit receives the address from a register, called the memory address register designated by MAR. The data is transferred to another register, called the data register designated by DR. The read operation can be stated as:


Read:  $DR \leftarrow [MAR]$

## Memory write

- The memory write operation transfers the content of a data register to a memory word M. Selected by the address. Assume that the data of Register R1 is to be written to the memory at the address provided in MAR.

Write:  $[MAR] \leftarrow R1$ .

Note: The location pointed by MAR is written not MAR.



## Arithmetic Microoperations

The basic arithmetic operation are addition, subtraction, complement, increment and decrement.  
Some symbolic representation of arithmetic microoperations

is

Operation	Symbol
Addition	$C \leftarrow A + B$
Subtraction	$C \leftarrow A - B$
1's complement	$C \leftarrow \bar{B}$
2's complement	$C \leftarrow \bar{B} + 1$
Increment	$A \leftarrow A + 1$
Decrement	$B \leftarrow B - 1$

$$\begin{array}{r} 1011 \\ 0100 \\ +1 \\ \hline 0101 \end{array} \quad \begin{array}{l} 13 \\ -25 \end{array}$$

Multiplication and division are valid operation but it is not the basic microoperation.

## Logic Microoperations

A group of bits called strings is stored in the register, the logic microoperation consider each bit of register as compared to the arithmetic microoperation where we take whole content of register to perform arithmetic operation.

Symbol for AND gate  $C \leftarrow A \wedge B$   
OR gate  $C \leftarrow A \vee B$

## Shift microoperation

Shift microoperation transfer binary bits b/w the register serially, this shift operation is also used to perform binary multiplication & binary division.

Register can be shift to left or to right.  
 There are no conventional symbol for shift operation. The shift microoperations are represented by Shl & Shr to shift the content to left & to right.  
 The one bit shift is represented by symbolic representation & is given in form of a statement.

$$A \leftarrow \text{Shl } B \rightarrow ①$$

$$C \leftarrow \text{Shr } A \rightarrow ②$$

The first statement specifies as one bit shift to the left of register B. A second statement specifies one bit shift to right of register A.

Shift microoperation	Symbol	Comments
Shift left	$A \leftarrow \text{Shl } A$	one bit shift to left of A
Shift right	$B \leftarrow \text{Shr } B$	one bit shift to right in B
Circular shift left	$C \leftarrow \text{crl } C$	circular shift left of Register C and result transfer to same register
Circular shift right	$C \leftarrow \text{cir } C$	circular shift right of Register C and result transfer to same register
Arithmetic shift left	$B \leftarrow \text{ashl } B$	A.S.L of B
Arithmetic shift right	$C \leftarrow \text{ashr } C$	A.S.R of C.


Ques

### Bus Transfer:


A more efficient for transferring data registers in a multiple register configuration is a common bus system. It is shared by all the units.

Switches are required to enable path to be shall. These switches are implemented by multiplexer or tristate non-inverting buffer.

One common control signal is used to control all the switches, the switches are enable or disable.



### Shared datapath using multiplexer.




### Memory Transfer:

The basic operation of memory transfer is fetch and store. The fetch operation transfer a copy of contents from memory location to C.P.U.

The word in memory remains unchanged. The store operation transfer the word information from CPU to a specific memory allocation. Destroying previous content of location.

The memory word is symbolised by letter 'M'. The required information is selected from the memory location by address. If it is stored in the address register by ~~add~~ AR [Address Register] the data transfer to another register called data register.




Read:  $DRC \leftarrow M[AR]$


Write:  $M[AR] \leftarrow B$

### Type of Bus

- ① Data Bus
- ② Address Bus
- ③ Control Bus

### Multiple bus Hierarchy





## # Bus Arbitration:


A mechanism which decides the selection of correct master to access bus is known as bus arbitration.

④ There are three different mechanism commonly used for this.

① Parallel arbitration

② Independent requesting

Highest Priority



## Bus

⇒ Specifications:

- i) LOGICAL - sequence of actions
- ii) ELECTRICAL.
- iii) Mechanical

### ① Data Bus:

The most common bus is the data bus. A data bus carries data.

It is an electrical path that connects the CPU, memory, input/output devices & secondary storage devices.

- The Bus contain parallel group of lines.
- The number of lines in bus affects the speed at which the data travels b/w different components.

### ② Address Bus

An address Bus carries address information, 16 bit set of wires similar to the data bus but it only connects CPU & memory.

- whenever the processor needs data from the memory, it places the address of data on the address bus.
- the address is carried to the memory where the data from the requested address is fetched & placed on the data bus the data bus carries to CPU.


Morris Mano

### ③ Control Bus.

The control Bus carries control information from the control unit to the other units.

- The control information is used for directing the activities of all units.
- The control unit controls the functioning of other units eg: input/output devices, secondary storage etc.

o Daisy chain Bus Arbitration  
deciding who gets accessed to the bus for driving the transaction.



simply only 3 extra bus lines

bus grant  
bus request  
bus busy

### Disadvantage

- 1) Hardware priority
- 2) Poor fault tolerance


### Key notes

Computer Architecture

Organization

11 Jan 2019

### # Parallel Arbitration:




The output of the encoder generate a 2-bit code which represent the highest priority unit among those requesting the bus.

This 2-bit code is given to the input of  $2 \times 4$  decoder which enables the proper acknowledgement to grant bus access to the highest priority unit.

A device is utilized in the system only after it receive the acknowledged signal.

### Independent Priority



### # Data Representation

⇒ Processor Design.

(C.P.U)

### Register

↳ General Purpose Register (file)

↳ Accumulator Register

↳ Index Register (Address + ~~Register~~ <sup>Data</sup>)

↳ Valid Area Register

↳ Data Register

↳ Address Register

Q&A

### Computer Architecture

It refers to those attributes of a system that are visible to the programmer and have a direct impact on logical execution of a program.

- Low level concepts / logical units
- Concepts that the programmer deals with directly.
- defines the system in an abstract manner.
- 'what' does the system do? What functionality is being provided.
- Types of instruction, addition modes.

### Computer Organisation

It refers to the operational units and the interconnection between them that achieve the architectural specifications.

- High level concepts.
- transparent from programmer.
- Realisation of the abstract model.
- 'How' to implement.
- Physical components like Circuits with adder, subtractor, etc.

## # Basic components of a computer.

### ① ~~Central~~ Processing Unit (CPU).

- ↳ Control unit: has a set of registers and circuits to generate control signals.
- ↳ Arithmetic Logic unit: responsible for executing arithmetic and logic operations.

## ② Main Memory / Memory


↳ A place to store data and instructions temporarily.

## ③ I/O components.

↳ Input module: consists of some basic components that accept data & instructions in some form and convert them into an internal form of signals usable by system.

↳ Output module:

It serves as a medium for displaying the results.



## The Von Neumann Architecture:


Almost all computers designs are based on the concepts developed by John Von Neumann. Such designs are referred to as Von Neumann Architecture.

The 3 main concepts:-


- ① Data and instructions are stored in a single read-write memory.
- ② The contents of this memory are addressable by location irrespective of the type of data or instruction present there.

③ Execution occurs in a sequential manner from one instruction to the next, unless changed explicitly.

(A) Hardware.



(B) Software.



# Interaction Between various Computer Components.  
Exchange of data takes place b/w memory & CPU.  
The CPU uses 2 of its internal registers for this purpose.

1) Memory Address Register (MAR).

↳ Specifies the address in the memory for next Read/write.

2) Memory Buffer Register (MBR)

Contains data to be written in memory / receives data read from the memory.

I/O Address Register:


↳ Specifies the particular I/O device to interact with CPU.

# I/O Buffer Register:  
facilitates/enable exchange of data between I/O  
modules & processor.

- Memory
- ↳ set of locations.
  - ↳ each location is addressed sequentially.  
↳ Data or instruction.

## NPTEL LEC-1

I/O → man machine  
Interface



Organization : architecture

↓  
Users' eg) multiplier instruction set, Programmers' SOFTWARE :  
Designers' HARDWARE

↓  
Designers' how implemented?

# APPLICATION

CONTROL (C.E)	DATA PROCESSING (C.S)
Special purpose :	General Purpose.
ROM	RAM
Hardware Oriented	Software

## Disadvantages of Direct mapping :

### Processor Design

# Stack organisation:

- i) Stack
- ii) Stack pointer
- iii) Push & Pop.

# Register Stack

# Memory Stack.

> Instruction format in processor

→ Instruction: It is a command to processor ;  
On specifying data.

Each instruction has two parts:-

① Task to perform

② Data to be operated upon is called  
operand

The purpose of an instruction is to  
specify both an operation to be  
carried out by CPU or also the  
process of set of data used in operation.

A computer must have instruction performing  
four type of operation.

1) Data transfer between the memory and  
the CPU register.

2) Arithmetic and logic operation on data.

3) Program sequencing

4) Input Output transfer.

Instruction has two parts:

- ① operation code (Opcode)
- ② Operand

### Instruction

Instruction format is categorised:


- ① Three address
- ② Two address
- ③ One address
- ④ zero address

Operation	Source 1	Source 2	Destination
	← Address →		

$$X = (A+B) * (C+D)$$

if n-bits are needed to specify the address of each operand, the register file must contain three n-bit for reading purpose.

Add	A, B, R1	$R_1 \leftarrow M[A] + M[B]$
Add	C, D, R2	$R_2 \leftarrow M[C] + M[D]$
MUX	R1, R2	$X \leftarrow R_1 + R_2$



### Two address

move	A, R1	$R_1 \leftarrow m[A]$
Add	B, R1	$R_1 \leftarrow R_1 + m[B]$
Mov	C, R2	$R_2 \leftarrow m[C]$
Add	D, R2	$R_2 \leftarrow R_2 + m[D]$
MUL	R1, R2	$R_1 \leftarrow R_1 * R_2$
MOV	R1, X	$X \leftarrow R_2$

# One address instruction.

Accumulator Register

Load	A	$AC \leftarrow M[A]$
ADD	B	$AC \leftarrow AC + M[B]$
Store	R1	$M[R1] \leftarrow AC$
Load	C	$AC \leftarrow M[C]$
ADD	D	$AC \leftarrow AC + M[D]$
null	R1	$AC \leftarrow AC * M[C]$
Store	X	$M[X] \leftarrow AC$

# Zero address instruction:


The push down stack in the C.P.U allows ALU instruction with no address.

Operands are pushed on to the stack from memory and ALU operations implicitly operate on the top of the stack.

e.g. - The simple addition is performed as follows using zero address stack instruction.

$$opr3 \leftarrow opr1 + opr2$$

PUSH	opr1
PUSH	opr2
ADD	
POP	opr3



Assignment

Q. Explain the concept of stack organization?

Q. Write the difference b/w RISC and CISC.

Q. Explain any one method of bus arbitration with an application.


### Addressing mode

The operation field of an instruction specifies the operation to be performed. This operation must be executed on some data stored in computer register or memory word. The various methods of addressing mode:-

#### ① Register mode:-


In this mode general purpose register store the data temporarily. In this mode the operands are kept in register that resides in CPU. If content is loaded to selected register the old content replaced by new content.

#### ② Direct mode of addressing:-



In this mode, the operand is in memory location. The address of location is given in instruction. The operand resides in memory location and its address is given directly by address field of instruction.

#### ③ Indirect addressing mode:-



In this mode the address field of instruction where the effective address is stored in memory. Control fetch the instruction from memory and use its address part to access memory again to read the effective address.

Effective address = Address part of instruction + Content

$$= \boxed{\text{Add}[R] + \text{value}}$$

class

### # Auto increment mode.

In this mode the effective address of operand is the content of register specified in instruction. After accessing the operand the content of this register are incremented to point to the next item in the list.

The auto increment mode by putting the specified register in parenthesis, to show that the content of register are used as effective address followed by '+' sign do indicate that these content are to be incremented after the operand is accessed.

### # Auto Decrement mode.

In this mode the content of register specified in instructions are decremented.

These content are used as effective address of operand.

The auto decrement mode by putting specified register in parenthesis (preceded by '-' sign) to indicate that content of register are to be decremented before we use as the effective address.

## # Immediate mode.

In this mode required data is directly move to required register or memory location.

The data to be moved to a register or memory location in this mode is provided as part of instruction itself. The immediate operand can only be the source operand.

"Address is available as part of instruction itself."

"Register not hold the address but instructions at a address!"

is moved to Register B, when the new data is loaded in the register memory location as mentioned in the instruction.

## # Index addressing mode.


The effective address of operand is generated by a constant value to the content of a register. The register used may be either a special register for this purpose or more commonly, it may be anyone of a set of general purpose register in the CL.

It is referred as an index register, as  $X(R)$ , where, X denotes a constant and R is the name of register involved.

The effective address is an operand.


$$A_{eff} = X + (R)$$

That addressing mode also known as base mode or displacement mode.



# Relative addressing mode.

It is similar to index but the base address is held in the program counter. Rather than in another register. This allows the storage of memory operand at a fix offset from the current instruction.



Address of operand = P.C. + constant

P.C. = Program Counter

# Why Addressing modes are used?

- ① To give programming versatility to the user by providing such facilities as pointers to memory, counters to loop control, indexing of data and program relocation.
- ② To reduce the no. of bits in addressing field of instruction

⇒ Program Counter (PC)


is the register that keeps track of the instruction in program stored in memory.

a signed no.  $P_2$ 's complement

Effective address = address part of instruction  
+ content of CPU register

# Data Representation.

IEEE Standards of floating point representations




M = mantissa (23 bits)

E' = signed component

S = signed bit

E<sup>b</sup> = E + 127

$$E' = E + \text{Bias}$$



M = mantissa (52 bits)


E' = E + 1023

## Ch. Central Processing Unit

- \* Introduction
- \* Register Organization.
- \* Stack organization.
- \* Instruction formats.
- \* Addressing modes.
- \* Data transfer & manipulation
- \* Program control
- \* Reduced instruction set computer (RISC)

### # Introduction

CPU: The part of computer that performs bulk of data-processing operations is called central processing unit.




- \* Register set stores intermediate data used during the execution of instruction.
- \* ALU performs required microoperation for executing instruction.
- \* Control unit supervises transfer of info among registers & instructs ALU to which operation to perform.

### # General Register Organization.

For storing pointers, counters, return address etc. memory locations are not preferred as their process is time consuming, so it is convenient & more efficient to store them in processor registers. Large numbers of registers are included in CPU and are connected by a common bus system. Registers communicate with each other in direct data transfers & microoperations so a common unit is provided.


to perform all arithmetic, logic, and shift microoperations  
in processor



# Bus Organization for seven CPU registers

→ The decoder activates one of the register load inputs of the selected destination register

# Control word.  
3 bits 3 bits



control world.

SEL A  $\rightarrow$  selection of source register for A input of ALU

*SELB* → 11 4 4 4 4 8 4 4 4

SEL D  $\rightarrow$  u " Destination " using decoder.

OPR  $\rightarrow$  ~~OR~~-operations in ALU

when, SELA or SELB = 000  
external input is selected

when, SELD = 000, no destination register is selected  
but contents of output bus are available in external output

Note: A register can be cleared to 0 with an XOR operation,  
as  $X \oplus X = 0$

## ~~# Address Organization~~

### Class Input/Output Organization.


RISC & CISC

### Input-Output Interface:

Designing logic circuit and writing instruction to enable the processor to communicate with peripheral devices called interfacing and logic chips are called I/O ports.

### Input-Output module.

- ① Interface to CPU and memory ~~with~~ system bus.
- ② Interface to one or more input devices by tailored data name database.





## # Major Requirement of I/O.

~~Assignment~~ Computer has 64 mb of byte addressed memory. how many bit are needed in memory address.

① The ~~major~~ requirement for I/O

- ① Control & timing
- ② C.P.U communication - Processor I/O, memory
- ③ Device Communication - status, control signal
- ④ Data Buffering.
- ⑤ Error Detection

⑥ It will control flow of signals.



Q. How Processor select which device to use to communicate I/O?

## R.B.K cache

(O-grade 93, 97, 01, 07)

Q. main memory has "2cm" blocks, cache has "2c" blocks  
"2-way" set associative Then kth block of main memory  
maps to K mode set.


Q. more than one word are put in one block to  
exploit spatial local in a program {spatial local  
temporal local}

Q Cache size = 4K words

block size = 64 words

Set size = 4 blocks

The no. of bits in "set" & "word" field of MN  
address are.



$$\text{lines} = \frac{CS}{BS} = \frac{4K}{64} = 2^6$$

$$\text{sets} = \frac{2^6}{4} = 2^4$$


Q 4-way set associative

Cache lines = 128

Line size = 64 words

PA = 20 bits

Tag, set & word field are?



$$\text{lines} = \frac{128}{64} = 2^6$$

$$\text{sets} = \frac{128}{4} = \frac{128}{4} = 32 = 2^5$$

Q Blocks in

Q. Blocks in Cache = 128  
 → 4 way set associative MAM contains  $2^{14}$  blocks  
 Block size is 256 eight bit words.


- How many bits are required for addressing MAM?
- How many bits are needed to represent the tag, set and word fields?

MAM = Blocks & size of Block

$$\geq 2^{14} \times 256$$

$$\geq 2^{22} w$$

i) PA = 22 bits

ii) 
 $256 = 2^8$

$$22 \\ \text{Lines} = 128$$

$$\text{Sets} = \frac{128}{w} = 82 = 2^5$$


Q. Direct mapped cache.

Cache size = 32 kB


Block size = 32 B

PA = 32 bits.

The no. of bits needed for cache indexing & tag bits are respectively.


 $32 \\ \text{line} = \frac{32 \text{ kB}}{32 \text{ B}} = 2^{10} \rightarrow$


Q) Consider two cache organisations. The first one is 32 kB 2-way set associated with 8B block size. The second one is of the same size but direct mapped. The size of an address is 32 bits in both cases. A 2-to-1 multiplexer has latency of 0.6 ns while a k-bit comparator has a latency of  $(k/10)$  ns. The "hit latency" of the set associative organisation is  $h_1$ , while that of direct mapped is " $h_2$ ".



$$L = \frac{32 \text{ kB}}{32} = 2^{10}$$

$(2^{10} \text{ to } 1) \text{ mux}$

$$\frac{17}{10} \text{ ns} = 1.7 \text{ ns.}$$



## I/O Module

Programmed I/O: communication between I/O & processor is controlled by a program called as Programmed I/O.

\* Input Output Operation means a data transfer b/w I/O & memory or I/O and CPU.


If any I/O operation are completely controlled by the CPU. is said to be programmed I/O.

CPU executes program that initiate direct & terminate I/O operation, including sensing device status, sending a read or write command & transferring the data.

The no. of I/O device can be used in a system, for each device address is different these device are access by following methods

- 1) ~~I/O Addressing~~ Memory mapped I/O
- 2) I/O Mapped

memory mapped I/O



Ch 2  
S. No. 2  
Q. No. 2  
Ans. 2

### Complex Instruction set Computer (CISC)

- ① A large number of instructions.
- ② Some instructions that perform specialised tasks and are used infrequently
- ③ Large number of addressing modes
- ④ Variable length instrn formats
- ⑤ Instrns that manipulate Operands in memory.

### Reduced Instruction set computer (RISC)

- ① Relatively few instructions
- ② Relatively few addressing modes
- ③ memory access is limited to load & store instrn
- ④ All operations are done within the registers of CPU.
- ⑤ Single cycle instrn execution
- ⑥ Fixed length, easily decoded instrn format.
- ⑦ Hardwired rather than microprogrammed control

## Central Processing Unit

### # Stack Organization.

A stack is a storage device that stores info in such a manner that the item stored last is the first item retrieved.


Stack in digital computers is essentially a memory unit with an address register that can count only (after an initial value is loaded into it.)

### # Stack Pointer (SP)

- Register that holds the address for the stack is called a stack pointer (SP).
- Its value always points at top item in stack.

Two operations of stack:  
 ① PUSH: Operation of insertion.  
 ② POP: Operation of deletion.

## Register Stack



# Fig: Block diagram of a 64-word stack.

- \* the stack pointer contains 6 bits because  $2^6 = 64$ .
- \* the one-bit register FULL is set to 1 when the stack is full.
- \* One-bit register EMPTY is set to 1 when stack is empty of items.
- \* DR is data register that holds the binary data to be written into or read out of the stack.

Initially SP is cleared to 0, EMPTY is set to 1, and FULL is cleared to 0, so that SP points to the word at address 0 and stack is marked empty and not full.

### # PUSH Operation.

$SP \leftarrow SP + 1$  Increment stack pointer.

$M[SP] \leftarrow DR$  Write item on top of stack.

(If  $(SP=0)$  then  $(FULL=1)$ ) Check if stack is full

$EMPTY \leftarrow 0$  Mark stack not empty

# POP operation.

$DR \leftarrow M[SP]$

Read item from top of stack

$SP \leftarrow SP - 1$

Decrement stack pointer

If ( $SP = 0$ ) then  
( $EMPTY \leftarrow 1$ )

Check if stack is empty.

$FULL \leftarrow 0$

Mark the stack not full.


⇒ Memory Stack.

Computer memory  
partitioned into  
three segments.

Program  
stack  
data.

PC → Program Counter points at the address of next  
instruction in program.

AR → Address register points at an array of data.



## # PUSH operation:

$$SP \leftarrow SP - 1$$
$$M[SP] \leftarrow DR$$

## # POP operation

$$DR \leftarrow M[SP]$$
$$SP \leftarrow SP + 1$$

## # Instruction formats.

A computer will usually have variety of instruction code formats. It is function of control unit within the CPU to interpret each instruction code and provide the necessary control functions needed to process the instructions.

Computer perform task on the basis of instruction provided. An instruction in computer comprises of groups called fields. These field contains different info, as for computers everything is in 0 & 1 so each field has different significance on basis of which a CPU decide what is perform. The most common fields are:

\* Operation field which specifies the operation to be performed like addition.


\* Address field which contain the location of operand, i.e., register or memory location

\* Mode field which specifies how operand is to be founded.

On basis of no. of address, instru<sup>n</sup> are classified as:

Note that we will use  $X = (A+B)*C(C+D)$  expression to showcase the procedure.

### • Zero Address Instru<sup>n</sup>.



A stack based computer do not use address field in instru<sup>n</sup>. To evaluate an expression first it is converted to reverse Polish Notation i.e. Post Fix Notation.

Expression:  $X = (A+B)*C(C+D)$

Post fixed:  $X = AB+CD+*$

TOP means top of stack

$M[X]$  is any memory location

PUSH A      TOP=A

PUSH B      TOP=B

ADD

TOP=A+B

PUSH C

TOP=C

PUSH D

TOP=D

ADD


TOP=C+D

MUL

TOP=(C+D)\*(A+B)

POP X


$M[X] = \underline{\text{TOP}}$



# Class


## Programmed I/O

- ① Memory mapped I/O



# Kernel


- ② Mapped I/O Mapped



# Data Transfer in I/O module.

- ① Programmed data transfer
- ② Direct memory access.

Synchronous  
Asynchronous  
Interrupt Driven.



# Kernel & its types

# Direct memory access

The data transfer from memory to input output device vice-versa can be achieved only through the processor.

When data has to be transferred from memory to I/O device, first the processor sends

address & control signal to memory to read data from memory then processor sends Address & control signal to I/O device to write data.

It means

In the data transfer method, data cannot be directly transferred b/w memory & I/O device, even though they are connected to common bus.


The process is inevitable because processor cannot simultaneously select two devices, to overcome this problem, we use direct memory access parameter.

In DMA, data transfer will be useful to transfer large amount of data b/w memory & I/O device.

For direct data transfer b/w I/O device & memory a dedicated hardware device called direct memory access controller.

A DMA controller temporarily borrow the address bus, data bus & control bus from processor & transfer data bytes directly from I/O cards to a series of memory location or vice versa. Some DMA controller can also perform memory to memory transfer.

## # DMA Controller.



## OBUS ARBITRATION

OBUS master: The device that is allowed to initiate data transfers on the bus at any given time is called Bus master. e.g. Processor, DMA controller etc.

Bus arbitration is the process by which the next device to become the bus master is selected and bus mastership is transferred to it. Selection of bus master is usually done on priority basis.

There are two approaches to bus arbitration:

- ① Centralized Arbitration.
- ② Distributed Arbitration.

## # Centralized Arbitration.


In Centralized bus Arbitration, a single bus arbiter performs the required arbitration.

Bus arbiter may be the processor or separate controller connected to bus.

Three different arbitration schemes that use centralized bus arbitration approach are:


- ① Daisy chaining
- ② Polling method
- ③ Independent Request.

## ① Daisy Chaining:



- It is simple and cheaper method. All masters make use of same line for bus request.
- In response to bus request the controller sends a bus grant if bus is free.
- The bus grant signal serially propagates through each master until it encounters the first one that is requesting access to the bus. This master blocks the propagation of the bus grant signal, activates the busy line and gains control of the bus.
- therefore any other requesting module will not receive the grant signal and hence cannot get the bus access.


## (b) Polling method.



- In this controller is used to generate the addresses for the master. Number of address line required depends on the number of master connected in the system.
- For eg., If there are 8 masters connected in the system, at least three address lines are required.  $8 = 2^3$        $64 = 2^6$   
 $n = \log_2 m$
- In response to the bus request controller generates a sequence of master address. When the requesting master recognized its address, it activated the busy line and begins to use the bus.

0	0	1
0	1	0
0	0	0
0	1	1
1	0	1
1	1	0
1	0	0
1	1	1

## ① Independent Request



- In this scheme each master has a separate pair of bus request & bus grant lines and each pair has a priority assigned to it.
- The built-in priority decoder within the controller selects the highest priority request and asserts the corresponding bus grant signal.

## # Distributed Bus arbitration:

All devices participate in the selection of the next bus master.

### ▷ Advantages of Daisy chaining

- Simplicity & Scalability.
- The user can add more devices anywhere along the chain, up to a certain maximum value.

L.R.P. - 9

### ▷ Disadvantages of Daisy chaining

- Value of priority depends on position of master bus.
- Propagation delay arises in this method.
- If one device fails entire system will stop working.

### ▷ Advantages of Polling method

- This method does not favor any particular device and processor.
- This method is quite simple.
- If one device fails entire system will not stop working.

### ▷ Disadvantages of Polling method.

- Adding bus masters is difficult as it increases the no. of address lines of arb.

### ▷ Advantages of Independent request.

- This method generates fast response.

### ▷ Disadvantages of Independent request.

- Hardware cost is high as large no. of control lines are required.

## Registers

### ① Accumulator Register:

Accumulator is a register in which intermediate arithmetic and logic results are stored.

### ② General purpose Register:

Used to store temporary data within the microprocessor.

### ③ Index or Address Register:

is that which receives, stores and outputs instruction-changing codes in a computer.

④ Data Register or Memory Buffer register, that stores the data being transferred to and from the immediate address storage.

## ② One Address Instruction

This uses an implied Accumulator register for data manipulation. One operand is in accumulator and other is in register or memory location. Implied means that the CPU already knows that one operand is in accumulator so there is no need to specify it.

opcode	operand/ Address of operand	mode.
--------	--------------------------------	-------

$$\text{Expression: } X = (A + B) * (C + D)$$

AC is accumulator

M[A] is any memory location

M[T] is temporary location

$$\text{LOAD A } AC = M[A]$$

$$\text{ADD B } AC = AC + M[B]$$

$$\text{STORE T } M[T] = AC$$

$$\text{LOAD C } AC = M[C]$$

$$\text{ADD D } AC = AC + M[D]$$

$$AC = AC * M[T]$$

$$M[X] = AC$$

$$\begin{aligned} & X = A + B \\ & X = (C + D) * (A + B) \end{aligned}$$

3) Two address Instruction  
 This is common in commercial computers.  
 Here two address can be specified in instrn.  
 Unlike earlier in one address instrn the result  
 was stored in accumulator here result can be  
 stored at different location rather than just accumulator,  
 but require more no. of bits to represent address.

Opcode	Destination address	source Address	mode
--------	---------------------	----------------	------

Expression:  $X = (A+B) * (C+D)$

$R_1, R_2$  are registers

$M[J]$  is any memory location

$R_1, B$ $R_2, D$ <del><math>R_1, (A+B)</math></del>	MOV $R_1, A$ ADD $R_1, B$ MOV $R_2, C$ ADD $R_2, D$ MUL $R_1, R_2$ MOV $X, R_1$	$R_1 = M[A]$ $R_1 = R_1 + M[B]$ $R_2 = C$ $R_2 = R_2 + D$ $R_1 = R_1 * R_2$ $M[X] = R_1$
--	--	---

4) Three address instrn

This has three address field to specify a register or a memory location. Program created are much short in size but no of bits per instruction increase.

These instruction make creation of program much easier but it does not mean that program will run much faster because now instruction only contain more info but each microoperation will be performed in one cycle only.

Opcode	Destination add.	source add.	source add.	mode
--------	------------------	-------------	-------------	------

Expression:  $x = (A+B) * (C+D)$

R1, R2 are registers

M[J] is any memory location

$\begin{matrix} R_1 & R_2 \\ A & B \\ C & D \end{matrix}$

ADD R1, A, B       $R_1 = M[A] + M[B]$

ADD R2, C, D       $R_2 = M[C] + M[D]$

MUL X, R1, R2       $M[X] = R_1 * R_2$

## # Addressing mode:

The term addressing mode refers to the way in which the operand of an instruction is specified. The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before operand is actually executed.

"The general subject of specifying where the operands are" is called addressing.

## Types

① Immediate mode.

Operands are specified implicitly in definition of instruction.

② Immediate mode or absolute

The actual operand is specified in instruction


Instruction

[operation] - - - [operand.]

Example: MOV, R1, 123

## 2) Register mode:


The instruction specifies a register that has operand.



example: MOV R1, R2

## 3) Direct Address mode:


The instruction has memory address where the operand is located.



eg. MOV R1,[1000]

## 4) Indirect Address mode:


The instruction has the address that specifies the effective address of the operand.



eg. ADD R1,(1000)

## 5) Indexed Addressing mode or Based Add. mode:

The effective address is sum of an index register and the offset field (constant).



eg. MOV R1,2(R2)

6) Relative address mode.

The effective address is the sum of the address field (offset) and content of program counter (PC).

[Branch op-code] - - - [Offset]

Eg → ADD R1, [R2 + PC]

7) <sup>Auto</sup> Increment & Auto Decrement modes.

① Post Auto Increment mode:

The effective address of operand is contents of a register specified in the instruction.

After accessing the operand, the contents of this register are automatically incremented to point to next item in a list. It is denoted by  $(R_i)^+$ .

Ex. MOV R1,  $(R2)^+$ .

② Pre Auto Increment mode:

Before accessing the operand, the contents of this register are automatically incremented to point to next item in a list. Then effective address of operand is the incremented contents of register. It is denoted by  $+ (R_i)$ .

Eg. MOV R1,  $+ (R1)$ .

③ Post Auto Decrement mode:

The effective address of the operand is the contents of a register specified in instrn. After accessing the operand, the contents of this register are automatically decremented to point to next item in a list. It is denoted as  $(R_i)^-$ .

Eg. MOV R1,  $(R2)^-$

#### ④ Pre Auto Decrement mode:

Before accessing the operand, the contents of this register are automatically decremented by the next item in a list. Then effective address of the operand is the incremented contents of a register. If it is denoted as  $(-R_i)$

e.g.  $\text{MOV R1}, -(R1)$

### Types of machine instructions

Based on operations performed, machine instructions can be divided into the following:

1) Data transfer Instructions

2) Data manipulation Instructions

3) Program control Instructions

#### # Data transfer Instructions:

Instructions that transfer data from one location (Register/memory) to another location (register/memory) without changing the data.

Eg. • LOAD : Data transfer from memory to register

• STORE : Data transfer from register to memory

• MOVE : Data transfer from register to register

• IN : Transfer data from input device to register

• OUT : Transfer data from register to output device

• PUSH : Gets data from memory or register on top of stack

• POP : Gets data from top of stack to memory or register

• XCHG : Exchanges data b/w memory & registers

## # Data manipulation Instructions

- Arithmetic Instructions: Performs an arithmetic operation as addition, subtraction, multiplication, division, increment, Decrement etc.

eg. ADD, SUB, MUL, DIV, INC, DEC, etc.

- Logical Instructions: Performs bitwise logical operation such as AND, OR, exclusive-OR, NOT, Shift, rotate, etc.  
eg. AND, OR, NOT, XOR, SHL, SHR, ROT etc.

- Arithmetic & Logical Instructions:  
Performs operations such as arithmetic shift left, arithmetic shift right, etc.  
eg: SAL, SAR, etc.

### Bus Request -


It is the input signal used by DMA controller to request C.P.U to relinquish control of buses. When this input is active, the CPU terminates execution of current instruction and place the address bus, data bus and control signal into a high impedance state.

### Bus Grant -

It is activated by CPU to inform external DMA that all buses are in high impedance state. The DMA that originated the bus request can now take control of buses.

# Mode of transfer.  
 When the DMA takes control of Bus system, it communicate directly with memory. The transfer can be in several ways. In DMA bus transfer A block sequence consisting of a number of memory word is transferred in a continuous burst while the DMA controller is master of memory bus. This mode of transfer is for fast devices an alternative technique called cycle stealing allow to transfer one data word at a time after which it must return control of Bus to CPU.

## # System with DMA controller.



Control signal  
 → Read  
 → Write.


Slave  
Load Address.

Master  
Acknowledgement.

~~#~~ Interrupt: It allows the processor to respond to external request for attention or service on demand basis, and leave the processor free to perform other task.

## Interrupt

- └ By external (Peripheral Device)
- └ By Internal.



→ Categories of Interrupt:

- 1) H/w & S/w interrupt
- 2) Vector & non-vector.
- 3) Maskable & non-maskable.

## Interrupt handling

1) Single Interrupt

2) Multi interrupt handling

