Testing

1. MOVL, MOVLZ, MOVLS, and MOVH instructions work as expected

Purpose: Checks for successful execution of MOVL, MOVLS, and MOVH instructions.

Configuration: The following program is loaded into the emulator. It performs MOVL, MOVLS, MOVLZ, and MOVH operations.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: MOVLtoMOVH.txt
Time of assembly: Sun 23 Jun 2024 23:24:16
                                      org #1000
  2
                       MAIN
       1000
               64C8
                              movl #99,R0
                                                     ;set low bytes
  3
  4
       1002
             7FF8
                                     #FF00,R0
                                                     ;set high bytes
                              mo∨h
  5
       1004
                              movlz #88,R0
                                                    ;set low bytes without changing high bytes
               6C40
  6
       1006
             73B8
                              movls #77,R0
                                                     ;set low bytes and clear high bytes
                      DONE
  7
  8
       1008
               3FFF
                              bra
                                              DONE
                                                                     ; loop
  9
                       end MAIN
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1002, MOVL is performed: • DST = 0xEE00 • DST.lowbyte <- 0x99 This will produce: • DST = 0xFF99	R0: EE00 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1002 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1002: MOVL BYTE: 99 DST: R0 R0: EE99 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1004 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
At address 1004, MOVH is performed: • DST = 0xEE99 • DST.highbyte <- 0xAA This will produce: • DST = 0xAA99	R0: EE99 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1004 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1004: MOVH BYTE: AA DST: R0 R0: AA99 R1: 0000 R2: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0

```
R1: 0000
                                                      R2: 0000
R3: 0000
                                                      R4 (BP):
At address 1006, MOVLZ is performed:
                                                      R5 (LR):
R6 (SP):
                                                                 0000
        DST = 0xAA99
                                                                 0000
                                                      R7 (PC): 1006
        DST.highbyte <- 0x00
                                                      prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
        DST.lowbyte <- 0x88
                                                      1006: MOVLZ BYTE: 88 DST: R0
                                                      R0: 0088
This will produce:
                                                      R1:
                                                           0000
                                                      R2: 0000
        DST = 0xFF88
                                                      R3: 0000
                                                      R4 (BP):
R5 (LR):
                                                                 0000
                                                                 0000
                                                      R6 (SP):
                                                      R7 (PC):
                                                                1008
                                                      prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
                                                      1006: MOVLZ BYTE: 88 DST: R0
                                                      R0: 0088
                                                      R1: 0000
                                                      R2: 0000
R3: 0000
At memory address 1008, MOVLS is performed:
                                                      R4 (BP):
                                                      R5 (LR): 0000
R6 (SP): 0000
R7 (PC): 1008
        DST = 0xFF88
        DST.highbyte <- 0xFF
                                                      prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
        DST.lowbyte <- 0x77
                                                      1008: MOVLS BYTE: 77 DST: R0
                                                      R0: FF77
This will produce:
                                                           0000
        DST = 0xFF77
                                                      R2: 0000
                                                      R3: 0000
                                                      R4 (BP):
                                                                 0000
                                                      R5 (LR):
                                                                 0000
                                                      R6 (SP):
                                                                 0000
                                                      R7 (PC):
                                                                 100A
                                                      prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
```

The MOVL, MOVLS, and MOVH operations perform as expected. They do not set or clear any flags.

2. ADD and ADDC instructions work as expected

Purpose: Checks for successful execution of ADD and ADDC instructions.

Configuration: The following program is loaded into the emulator. ADD and ADDC are executed with byte and word, register and constant sources, and related flags each set in at least one operation.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: ADDtoADDC.txt
Time of assembly: Mon 24 Jun 2024 01:36:03
                                       org #1000
 2
                       MAIN
 3
       1000
               7C80
                               movh
                                       #9000,R0
       1002
               7C81
                                       #9000,R1
                               movh
 5
       1004
               4008
                               add
                                       R1,R0
                                              ;producing carry and overflow flag using word addition
       1006
 6
               4180
                                       $0,R0
                                               ;adding 0 to a register with carry of 1, clearing flags
                               addc
 7
       1008
               6008
                               movl
                                       $1,R0
 8
       100A
               67F9
                               movl
                                       $-1,R1
       100C
               4048
                                      R1,R0
                                               ;producing a zero flag using byte addition
 9
                               add.b
10
       100E
               4048
                               add.b R1,R0
                                               ;producing a negative flag
                       DONE
11
               3FFF
                                               DONE
12
       1010
                               bra
                                                                      ; loop
                       end MAIN
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1004, ADD is performed using values of size word and a register source: • DST <- 0x9000 + 0x9000 This will produce: • DST = 0x2000 • SET overflow flag • CLEAR negative flag • CLEAR zero flag • SET carry flag	R0: 9000 R1: 9000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1004 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1004: ADD RC: 0 WB: 0 SRC: R1 DST: R0 R0: 2000 R1: 9000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 1 slp: 0 n: 0 z: 0 c: 1

```
R1:
                                                          9000
                                                     R2:
                                                          0000
At address 1006, ADDC is performed using values
                                                     R3:
                                                          0000
                                                     R4 (BP):
of size word with a constant value and a constant
                                                     R5 (LR):
source:
                                                     R6 (SP):
                                                               0000
                                                     R7 (PC):

    DST <- 0x2000 + $0 + CARRY</li>

                                                               1006
                                                     prev: 3 flt: 0 curr: 7 v: 1 slp: 0 n: 0 z: 0 c: 1
This will produce:
                                                     1006: ADDC RC: 1 WB: 0 CON: 0 DST: R0
       DST = 0x2001
                                                     R0: 2001
       CLEAR overflow flag
                                                          9000
                                                     R1:
                                                     R2:
                                                          0000

    CLEAR negative flag

                                                     R3:
                                                          0000
                                                     R4 (BP):
                                                               0000
       CLEAR zero flag
                                                     R5 (LR):
                                                     R6 (SP):
R7 (PC):
       CLEAR carry flag
                                                               0000
                                                               1008
                                                     prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
                                                                 BYTE: 00FF DST: R1
                                                     100A: MOVL
                                                     R0:
                                                          90FF
                                                     R1:
                                                     R2:
                                                          0000
At memory address 100A, ADD is performed
                                                     R3:
                                                          0000
                                                     R4 (BP):
                                                               0000
using values of size byte and a register source:
                                                     R5 (LR):
                                                               0000
        DST.lowbyte <- 0x01 + 0xFF
                                                     R6 (SP):
                                                               0000
                                                     R7 (PC):
This will produce:
                                                               100C
                                                     prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
       DST.lowbyte = 0x00
                                                                 RC: 0 WB: 1 SRC: R0 DST: R1
                                                     100C: ADD
       CLEAR overflow flag
                                                     R0:
                                                          2001
       CLEAR negative flag
                                                          9000
                                                     R1:
                                                     R2:
                                                          0000
       SET zero flag
                                                     R3:
                                                          0000
                                                     R4 (BP):
                                                               0000
       SET carry flag
                                                     R5 (LR):
                                                               0000
                                                     R6 (SP):
                                                               0000
                                                     R7 (PC):
                                                               100E
                                                     prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 1
                                                     R0:
                                                          90FF
                                                     R1:
                                                          0000
                                                     R2:
At memory address 100E, ADD is performed
                                                     R3:
                                                         0000
                                                     R4 (BP):
                                                               0000
using values of size byte and a register source:
                                                        (LR):
                                                               0000
       DST.lowbyte < 0x00 + 0xFF
                                                        (SP):
                                                     R7 (PC):
                                                               100E
This will produce:
                                                     prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 1
       DST.lowbyte = 0xFF
                                                     100E: ADD
                                                                 RC: 0 WB: 1 SRC: R1 DST: R0
       CLEAR overflow flag
                                                     R0:
                                                          20FF
                                                          90FF
                                                     R1:
       SET negative flag
                                                     R2:
                                                          0000
       CLEAR zero flag
                                                     R3:
                                                          0000
                                                     R4 (BP):
                                                               0000
       CLEAR carry flag
                                                     R5 (LR):
                                                               0000
                                                     R6
                                                        (SP):
                                                               0000
                                                        (PC):
                                                               1010
                                                     prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0
```

The ADD and ADDC instructions perform as expected. They produce the correct results when adding word or byte, and when there is a carry for ADDC. They also set the flags as expected.

3. SUB and SUBC instructions work as expected

Purpose: Checks for successful execution of SUB and SUBC

Configuration: The following program is loaded into the emulator. SUB and SUBC are executed with byte and word, register and constant sources, and related flags each set in at least one operation.

```
 \hbox{X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17 Input file name: $SUBtoSUBC.txt } 
Time of assembly: Sun 23 Jun 2024 23:17:12
                                          org #1000
                         MAIN
                 7FF8
                                          #FF00,R0
        1000
                                  movh
        1002
                                          #FF00,R1
                                  movh
        1004
                 4208
                                          R1,R0
                                                 ;producing zero and carry flags using word subtraction
        1006
                 4380
                                  subc
                                          $0,R0
                                                   ;adding constant 0 to a register with carry of 1, producing a zero and negative flag
        1008
                 6180
                                  movl
                                          #30,R0
  8
        100A
                 6401
                                  movl
                                          #80,R1
  9
        100C
                 4248
                                  sub.b R1,R0
                                                  ;producing an overflow and negative flag using byte subtraction
 10
                         DONE
                 3FFF
 11
        100E
                                                                            ; loop
                                  bra
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1004, SUB is performed using values of size word and register source: • DST <- 0x8000 - 0x8000 This will produce: • DST = 0x0000 • CLEAR overflow flag • CLEAR negative flag • SET zero flag • SET carry flag	R0: FF00 R1: FF00 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1004 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1004: SUB
At address 1006, SUBC is performed using values of size word and a constant source: • DST <- 0x2000 - \$0 + CARRY This will produce: • RESULT = 0x2001 • CLEAR overflow flag • CLEAR negative flag • SET zero flag • SET carry flag	R0: 0000 R1: FF00 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 1 1006: SUBC RC: 1 WB: 0 CON: 0 DST: R0 R0: 0000 R1: FF00 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 1

```
0030
                                                     R1:
                                                          FF80
                                                     R2:
                                                          0000
At address 100C, SUB is performed using values
                                                     B3·
                                                          0000
                                                     R4 (BP):
of size byte and a register source:
                                                     R5 (LR):
R6 (SP):
                                                               0000
                                                               0000
       DST.lowbyte <-0x30 - 0x80
                                                     R7 (PC):
                                                               100C
This will produce:
                                                      prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 1
    • DST.lowbyte = 0x00B0
                                                                 RC: 0 WB: 1 SRC: R1 DST: R0
                                                      100C: SUB
       SET overflow flag
                                                     R0:
                                                          00B0
       SET negative flag
                                                          0000
                                                     R2:
                                                     R3:
                                                          0000
       CLEAR zero flag
                                                     R4 (BP):
                                                               0000
                                                     R5 (LR):
       CLEAR carry flag
                                                                0000
                                                     R6 (SP):
                                                               0000
                                                      R7 (PC):
                                                               100E
```

The SUB and SUBC instructions perform as expected. They produce the correct results when subtracting word or byte, and when there is a carry for SUBC. They also set the flags as expected.

prev: 3 flt: 0 curr: 7 v: 1 slp: 0 n: 1 z: 0 c: 0

Pass/Fail: PASS

4. DADD instruction works as expected

Purpose: Checks for successful execution of DADD instructions

Configuration: The following program is loaded into the emulator. DADD is executed with byte and word, register and constant sources, and related flags each set in at least one operation.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: DADD.txt
Time of assembly: Mon 24 Jun 2024 01:19:53
                                       org #1000
                       MAIN
 3
       1000
               7890
                                        #1200,R0
                                movh
 4
       1002
               61A0
                                movl
                                        #34,R0
       1004
                7C39
                                movh
                                        #8700,R1
       1006
               6331
                                        #66,R1
 6
                                movl
 7
       1008
                4401
                                DADD
                                        R0,R1
                                                        ;DADD with word using a register, producing a carry flag
                                DADD.b $4,R0
 8
       100A
               44D8
                                                        ;DADD with byte using a constant
 9
                       DONE
10
                                bra
                                        DONE
                                                        ; loop
                       end MAIN
11
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1008, DADD is performed using values of size word with a register source: • DST <- 1234 + 8766 This will produce: • DST = 0000 • CLEAR overflow flag • CLEAR negative flag • CLEAR zero flag • SET carry flag	R0: 1234 R1: 8766 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1008: DADD RC: 0 WB: 0 SRC: R0 DST: R1 R0: 1234 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 100A prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 1
At address 100A, DADD is performed using values of size word with a constant source: • DST.lowbyte <- 34 + \$4 This will produce: • DST = 0x1238 • CLEAR overflow flag • CLEAR negative flag • CLEAR zero flag • CLEAR carry flag	R0: 1234 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R7 (PC): 100A prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 1 100A: DADD RC: 1 WB: 1 CON: 4 DST: R0 R0: 1238 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 100C prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0

The DADD instruction works as expected. It can perform binary coded decimal addition with both sources and words, as well as with register and constant sources. It also sets the flags as expected.

5. CMP instruction works as expected

Purpose: Checks for successful execution of CMP

Configuration: The following program is loaded into the emulator. CMP is executed with byte and word, register and constant sources, and related flags each set in at least one operation. Tests are conducted for when DST and SRC have a difference of 0, more than 0, and less than 0.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: CMP.txt
Time of assembly: Mon 24 Jun 2024 02:39:09
                                        org #1000
 3
        1000
                6042
                                MOVL
                                        #08,R2
       1002
               6041
                                MOVL
                                        #08,R1
        1004
                                CMP.b
                                                        ;0x08-0x08
               454A
 5
                                        R1,R2
       1006
               7841
                                MOVH
                                        #0800,R1
        1008
                6001
                                MOVL
                                        #00,R1
 8
       100A
                783A
                                MOVH
                                        #0700,R2
                                                        ;0x0700-0x0800
       100C
               450A
                                CMP
                                        R1,R2
                                MOVL
10
       100E
               604B
                                        #09,R3
                                        $1,R3
                                                        ;0x0009-$1
11
       1010
               458B
                                CMP
                       DONE
12
                                        DONE
13
       1012
               3FFF
                                bra
                                                        ; loop
                        end MAIN
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1004, CMP is performed using values of size byte and register source: • 0x08 - 0x08 This will produce: • CLEAR overflow flag • CLEAR negative flag • SET zero flag • SET carry flag	R0: 0000 R1: 0008 R2: 0008 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1004 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1004: CMP
At address 100C, CMP is performed using values of size word and a register source: • 0x0708 – 0x0800 This will produce: • CLEAR overflow flag • SET negative flag • CLEAR zero flag • CLEAR carry flag	R0: 0000 R1: 0800 R2: 0708 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 100C prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 1 100C: CMP

```
R1:
                                                          0800
                                                     R2:
                                                          0708
                                                     R3: 0009
At address 10010, CMP is performed using
                                                     R4 (BP):
                                                               0000
                                                     R5 (LR):
R6 (SP):
                                                                0000
values of size word and a constant source:
                                                               0000

    0x0009 - $1

                                                     R7 (PC):
                                                               1010
                                                      prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0
This will produce:
                                                                  RC: 1 WB: 0 CON: 1 DST: R3
                                                      1010: CMP

    CLEAR overflow flag

                                                          0000
                                                     R0:
       CLEAR negative flag
                                                          0800
                                                          0708
                                                     R2:
       CLEAR zero flag
                                                     R3: 0009
                                                     R4 (BP):
                                                               0000
       SET carry flag
                                                     R5 (LR):
                                                                0000
                                                     R6 (SP):
                                                               0000
                                                      R7 (PC):
                                                               1012
                                                      prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 1
```

The CMP instructions perform as expected. They also set the flags as expected.

Pass/Fail: PASS

6. XOR instruction works as expected

Purpose: Checks for successful execution of XOR instruction.

Configuration: The following program is loaded into the emulator. XOR is executed with byte and word, register and constant sources, and related flags each set in at least one operation.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: XOR.txt
Time of assembly: Mon 24 Jun 2024 04:23:39
 1
                                      org #1000
 2
                       MAIN
 3
       1000
               784A
                              MOVH
                                      #0900,R2
 4
       1002
               6042
                              MOVL
                                      #08,R2
 5
       1004
               6041
                               MOVL
                                      #08,R1
 6
       1006
               464A
                              XOR.b
                                      R1,R2
                                                      ;produce zero flag using byte and register source
       1008
               7FF8
 7
                               MOVH
                                      #FFFF,R0
 8
       100A
               4680
                              XOR
                                      $0,R0
                                                      ;produce negative flag using word and constant source
                       DONE
 9
10
                                      DONE
                                                      ; loop
                       end MAIN
11
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1006, XOR is performed using values of size byte with a register source: • DST.lowbyte <- 0x08 ^ 0x08 This will produce: • DST.lowbyte = 0x00 • CLEAR overflow flag • CLEAR negative flag • SET zero flag • CLEAR carry flag	R0: 0000 R1: 0008 R2: 0908 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1006: XOR
At address 100A, XOR is performed using values of size word with a constant source: • DST <- 0xFF00 ^ \$0 This will produce: • DST = 0xFF00 • CLEAR overflow flag • SET negative flag • CLEAR zero flag • CLEAR carry flag	R0: FF00 R1: 0008 R2: 0900 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R7 (PC): 100A prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 0 100A: XOR RC: 1 WB: 0 CON: 0 DST: R0 R0: FF00 R1: 0008 R2: 0900 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 100C prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0

The XOR instruction works as expected. It can execute with both sources and words, as well as with register and constant sources. It also sets the flags as expected.

Pass/Fail: PASS

7. AND instruction works as expected

Purpose: Checks for successful execution of AND instruction.

Configuration: The following program is loaded into the emulator. AND is executed with byte and word, register and constant sources, and related flags each set in at least one operation.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: AND.txt
Time of assembly: Mon 24 Jun 2024 04:36:55
                                     org #1000
 1
 2
                      MAIN
 3
       1000
              7FF8
                              MOVH
                                     #FFFF,R0
                                      #FF,R0
       1002
                              MOVL
 4
              67F8
 5
       1004
               6041
                              MOVL
                                      #08,R1
                                      R0,R1
               4701
                                                     ;produce no flags using byte and register source
       1006
                              AND
 6
 7
       1008
               6782
                              MOVL
                                      #F0,R2
 8
       100A
               4742
                              AND.B RØ,R2
                                                     ;produce negative flag using word and register source
 9
       100C
              4780
                              AND
                                      $0,R0
                                                     ;produce zero flag using word and constant source
 10
                      DONE
      100E 3FFF
                                      DONE
                                                     ; loop
 11
                              bra
12
                      end MAIN
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1006, AND is performed using values of size byte with a register source: • DST <- 0x008 & 0xFFFF This will produce: • DST = 0x0008 • CLEAR overflow flag • CLEAR negative flag • CLEAR zero flag • CLEAR carry flag	R0: FFFF R1: 0008 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1006: AND RC: 0 WB: 0 SRC: R0 DST: R1 R0: FFFF R1: 0008 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
At address 100A, AND is performed using values of size byte with a register source: • DST.lowbyte <- 0xF0 & 0xFF This will produce: • DST.lowbyte = 0xF0 • CLEAR overflow flag • SET negative flag • CLEAR zero flag • CLEAR carry flag	R0: FFFF R1: 0008 R2: 00F0 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 100A prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 100A: AND RC: 0 WB: 1 SRC: R0 DST: R2 R0: FFFF R1: 0008 R2: 00F0 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 100C prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0

At address 100A, AND is performed using values of size word with a constant source:

DST.lowbyte <- 0xFFFF & \$0

This will produce:

- RESULT = 0x0000
- CLEAR overflow flag
- CLEAR negative flag
- SET zero flag
- CLEAR carry flag

```
R1:
     0008
R2:
     00F0
R3: 0000
R4 (BP):
          0000
R5
   (LR):
R6 (SP):
          0000
R7 (PC):
         100C
prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0
            RC: 1 WB: 0 CON: 0 DST: R0
100C: AND
R0:
     0008
R1:
R2:
     00F0
R3:
    0000
R4 (BP):
          0000
R5 (LR):
          0000
R6 (SP):
R7 (PC):
          0000
          100E
prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 0
```

The AND instruction works as expected. It can execute with both sources and words, as well as with register and constant sources. It also sets the flags as expected.

Pass/Fail: PASS

8. OR instruction works as expected

Purpose: Checks for successful execution of OR instruction.

Configuration: The following program is loaded into the emulator. OR is executed with byte and word, register and constant sources, and related flags each set in at least one operation.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: OR.txt
Time of assembly: Mon 24 Jun 2024 05:09:10
                                       org #1000
 2
                       MAIN
       1000
               7FF8
                               MOVH
                                       #FFFF,R0
 3
 4
       1002
               67F9
                               MOVL
                                        #FF,R1
                                                        ;produce negative flag with word and register source
 5
       1004
               4801
                               or
                                        R0,R1
                               or.b
 6
       1006
               48DA
                                        $4,R2
                                                        ;produce no flags using byte and constant source
       1008
 7
               48C3
                               or.b
                                        $0,R3
                                                       ;produce zero flag using byte and constant source
                       DONE
 8
       100A
               3FFF
                                        DONE
                                                        ; loop
 9
                               bra
                        end MAIN
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1002, OR is performed using values of size word with a register source: • DST <- 0x00FF 0xFF00 This will produce: • DST = 0xFFFF • CLEAR overflow flag • SET negative flag • CLEAR zero flag • CLEAR carry flag	R0: FF00 R1: 00FF R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1004 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1004: OR RC: 0 WB: 0 SRC: R0 DST: R1 R0: FF00 R1: FFFF R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0
At address 1006, OR is performed using values of size byte with a constant source: • DST.lowbyte <- 0x00 \$4 This will produce: • DST.lowbyte = 0x04 • CLEAR overflow flag • CLEAR negative flag • CLEAR zero flag • CLEAR carry flag	R0: FF00 R1: FFFF R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0 1006: OR RC: 1 WB: 1 CON: 4 DST: R2 R0: FF00 R1: FFFF R2: 0004 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
At address 1008, OR is performed using values of size byte with a constant source: • DST.lowbyte <- 0x00 \$0 This will produce: • DST.lowbyte = 0x00 • CLEAR overflow flag • CLEAR negative flag • SET zero flag • CLEAR carry flag	R0: FF00 R1: FFFF R2: 0004 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1008: OR RC: 1 WB: 1 CON: 0 DST: R3 R0: FF00 R1: FFFF R2: 0004 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 100A prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 0

The OR instruction works as expected. It can execute with both sources and words, as well as with register and constant sources. It also sets the flags as expected.

9. BIT instruction works as expected

Purpose: Checks for successful execution of BIT instruction.

Configuration: The following program is loaded into the emulator. BIT is executed with byte and word, register and constant sources, and related flags each set in at least one operation.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: BIT.txt
Time of assembly: Mon 24 Jun 2024 05:36:20
                                      org #1000
                       MAIN
 2
 3
               7FF8
                              movh
       1000
                                      #FFFF,R0
 4
       1002
               67F8
                              movl
                                      #FF,R0
 5
       1004
                                      $8,R0
                                                      ;produce no flag with word and constant source
               49A0
                              bit
 6
       1006
               6011
                              movl
                                      #02,R1
                                      #EE00,R1
 7
       1008
               7F71
                              movh
 8
       100A
              494A
                              bit.b R1,R2
                                                      ;produce zero flag with byte and register source
 9
                       DONE
10
       100C
               3FFF
                              bra
                                      DONE
                                                      ; loop
                       end MAIN
11
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1004, BIT is performed using values of size word with a constant source: • DST <- 0xFFFF & (1 << \$8) This will produce: • DST = 0x0100 • CLEAR overflow flag • CLEAR negative flag • CLEAR zero flag • CLEAR carry flag	R0: FFFF R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1004 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1004: BIT RC: 1 WB: 0 CON: 8 DST: R0 R0: 0100 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
At address 100A, BIT is performed using values of size byte with a register source: • DST.lowbyte <- 0x00 & (1 << 0x02) This will produce: • DST = 0x00 • CLEAR overflow flag • CLEAR negative flag • SET zero flag • CLEAR carry flag	R0: 0100 R1: EE02 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 100A prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 100A: BIT

The BIT instruction works as expected. It can execute with both sources and words, as well as with register and constant sources. It also sets the flags as expected.

10. BIC instructions work as expected

Purpose: Checks for successful execution of BIC instruction.

Configuration: The following program is loaded into the emulator. BIC is executed with byte and word, register and constant sources, and related flags each set in at least one operation.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: BIC.txt
Time of assembly: Mon 24 Jun 2024 06:03:35
                                       org #1000
 1
 2
                       MAIN
       1000
               7FF8
                                       #FFFF,R0
 3
                               movh
 4
       1002
               6078
                               movl
                                       #0F,R0
       1004
 5
               4AA0
                               bic
                                       $8,R0
                                                       ;produce negative flag with word and constant source
  6
       1006
               4AD0
                               bic.b
                                       $2,R0
                                                       ;produces no flags with word and register source
       1008
               6011
                               movl
                                       #02,R1
 7
 8
       100A
               6008
                               movl
                                       #01,R0
 9
       100C
               4A41
                               bic.b R0,R1
                                                       ;produce zero flag with byte and register source
                       DONE
 10
       100E
               3FFF
                                       DONE
 11
                               bra
                                                       ; loop
                       end MAIN
12
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1004, BIC is performed using values of size word with a constant source: • DST <- 0xFF0F & ~(1 << \$8) This will produce: • DST = 0xFE0F • CLEAR overflow flag • SET negative flag • CLEAR zero flag • CLEAR carry flag	R0: FF0F R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R7 (PC): 1004 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1004: BIC RC: 1 WB: 0 CON: 8 DST: R0 R0: FE0F R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0
At address 1006, BIC is performed using values of size byte with a constant source: • DST.lowbyte <- 0x0F (1 << \$2) This will produce: • DST = 0x0B • CLEAR overflow flag • CLEAR negative flag • CLEAR zero flag • CLEAR carry flag	R0: FE0F R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0 1006: BIC RC: 1 WB: 1 CON: 2 DST: R0 R0: FE0B R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0

At address 1006, BIC is performed using values of size byte with a register source:

DST.lowbyte <- 0x02 | (1 << 0x01)

This will produce:

- DST = 0x00
- CLEAR overflow flag
- CLEAR negative flag
- SET zero flag
- CLEAR carry flag

```
R1:
     0002
     0000
R2:
R3: 0000
R4 (BP):
          0000
   (LR):
R5
          0000
R6 (SP):
          0000
R7 (PC):
          100C
prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
100C: BIC
            RC: 0 WB: 1 SRC: R0 DST: R1
R0:
     FE01
R1:
     0000
     0000
R3:
    0000
R4 (BP):
          0000
R5 (LR):
R6 (SP):
R7 (PC):
          0000
          100E
prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 0
```

The BIC instruction works as expected. It can execute with both sources and words, as well as with register and constant sources. It also sets the flags as expected.

Pass/Fail: PASS

11. BIS instructions work as expected

Purpose: Checks for successful execution of BIS instruction.

Configuration: The following program is loaded into the emulator. BIS is executed with byte and word, register and constant sources, and related flags each set in at least one operation.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: BIS.txt
Time of assembly: Mon 24 Jun 2024 04:05:54
                                       org #1000
                       MAIN
       1000
               67FA
                                       #FF,R2
                               movl
       1002
               4B51
                                       R2,R1
                                                       ;produce result of 0 with byte and register source, set zero flag
                               bis.b
  5
       1004
               6041
                                       #08,R1
                               movl
                                                       ;produce result of 0x0108 with word and constant source
       1006
               4BA1
                               bis
                                       $8.R1
       1008
               603A
                               movl
                                       #07,R2
  8
       100A
               4B53
                               bis.b
                                       R2,R3
                                                       ;produce negative result, negative flag
                       DONE
 10
       100C
                                       DONE
                                                       ; loop
                               bra
11
                       end MAIN
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1002, BIS is performed using values of size byte with a register source: • DST.lowbyte <- 0x00 (1 << 0xFF) This will produce: • DST.lowbyte = 0x00 • CLEAR overflow flag • CLEAR negative flag • SET zero flag • CLEAR carry flag	R0: 0000 R1: 0000 R2: 00FF R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1002 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1002: BIS
At address 1006, BIS is performed using values of size word with a constant source: • DST <- 0x0008 (1 << \$8) This will produce: • DST = 0x0108 • CLEAR overflow flag • CLEAR negative flag • SET zero flag • CLEAR carry flag	R0: 0000 R1: 0008 R2: 00FF R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 0 1006: BIS RC: 1 WB: 0 CON: 8 DST: R1 R0: 0000 R1: 0108 R2: 00FF R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
At address 1006, BIS is performed using values of size byte with a register source: • DST.lowbyte <- 0x0000 (1 << 0x07) This will produce: • DST = 0x80 • CLEAR overflow flag • SET negative flag • CLEAR zero flag • CLEAR carry flag	R0: 0000 R1: 0108 R2: 0007 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R7 (PC): 100A prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 100A: BIS RC: 0 WB: 1 SRC: R2 DST: R3 R0: 0000 R1: 0108 R2: 0007 R3: 0080 R4 (BP): 0000 R5 (LR): 0000 R5 (LR): 0000 R7 (PC): 100C prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0

The BIS instruction works as expected. It can execute with both sources and words, as well as with register and constant sources. It also sets the flags as expected and does not change the destination value when source or constant value is larger than max number of bits.

12. BIS instruction works as expected

Purpose: Checks for successful execution of BIS instruction.

Configuration: The following program is loaded into the emulator. BIS is executed with byte and word, register and constant sources, and related flags each set in at least one operation.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: BIS.txt
Time of assembly: Mon 24 Jun 2024 04:05:54
                                     org #1000
                      MAIN
                             movl
 3
       1000
             67FA
                                     #FF,R2
                             bis.b
                                                    ;produce result of 0 with byte and register source, set zero flag
 4
       1002
              4B51
                                     R2,R1
 5
       1004
              6041
                             movl
                                     #08,R1
                                                    ;produce result of 0x0108 with word and constant source
       1006
              4BA1
                             bis
                                     $8,R1
                                     #07,R2
       1008
              603A
                             movl
 8
       100A
              4B53
                             bis.b R2,R3
                                                    ;produce negative result, negative flag
                      DONE
 9
       100C 3FFF
                                     DONE
10
                             bra
                                                    ; loop
                      end MAIN
11
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1002, BIS is performed using values of size byte with a register source: • DST.lowbyte <- 0x00 (1 << 0xFF) This will produce: • DST.lowbyte = 0x00 • CLEAR overflow flag • CLEAR negative flag • SET zero flag • CLEAR carry flag	R0: 0000 R1: 0000 R2: 00FF R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1002 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1002: BIS
At address 1006, BIS is performed using values of size word with a constant source: • DST <- 0x0008 (1 << \$8) This will produce: • DST = 0x0108 • CLEAR overflow flag • CLEAR negative flag • SET zero flag • CLEAR carry flag	R0: 0000 R1: 0008 R2: 00FF R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 0 1006: BIS RC: 1 WB: 0 CON: 8 DST: R1 R0: 0000 R1: 0108 R2: 00FF R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0

At address 1008, OR is performed using values of size byte with a register source:

DST.lowbyte <- 0x0000 | (1 << 0x07)

This will produce:

- DST = 0x80
- CLEAR overflow flag
- SET negative flag
- CLEAR zero flag
- CLEAR carry flag

```
R1:
    0108
R2:
     0007
R3:
    0000
R4 (BP):
   (LR):
R6 (SP):
          0000
R7 (PC):
          100A
prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
            RC: 0 WB: 1 SRC: R2 DST: R3
    0000
0108
R0:
R1:
    0007
R2:
R3:
    0080
R4 (BP):
R5 (LR):
          0000
R6 (SP):
R7 (PC):
          100C
prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0
```

The BIT instruction works as expected. It can execute with both sources and words, as well as with register and constant sources. It also sets the flags as expected.

Pass/Fail: PASS

13. MOV instructions work as expected

Purpose: Checks for successful execution of BIS instruction.

Configuration: The following program is loaded into the emulator. BIS is executed with byte and word, register and constant sources, and related flags each set in at least one operation.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: MOV.txt
Time of assembly: Mon 24 Jun 2024 06:16:51
                                        org #1000
                        MAIN
 3
        1000
                7FF8
                                movh
                                        #FFFF,R0
  4
        1002
                6078
                                        #0F,R0
                                mov1
 5
        1004
                6329
                                movl
                                        #65,R1
  6
        1006
                4C01
                                mov
                                        RØ,R1
        1008
                6329
                                movl
                                        #65,R1
        100A
                4C48
                                        R1,R0
 8
                                mov.b
                        DONE
 9
 10
        100C
                3FFF
                                bra
                                        DONE
                                                        ; loop
                        end MAIN
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1006, MOV is performed using values of size word: • DST = 0x0065 • DST = FF0F This will produce: • DST = 0xFF0F	R0: FF0F R1: 0065 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1006: MOV WB: 0 SRC: R0 DST: R1 R0: FF0F R1: FF0F R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
At address 100A, MOV is performed using values of size byte: • DST.lowbyte = 0x0F • DST.lowbyte <- 0x65 This will produce: • DST.lowbyte = 0x65	R0: FF0F R1: FF65 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 100A prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 100A: MOV WB: 1 SRC: R1 DST: R1 R0: 0065 R1: FF65 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 100C prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0

The MOV instruction works as expected. It can execute with both bytes and words.

14. SWAP instructions work as expected

Purpose: Checks for successful execution of SWAP instruction.

Configuration: The following program is loaded into the emulator. SWAP is executed.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: SWAP.txt
Time of assembly: Mon 24 Jun 2024 06:27:26
                                        org #1000
  2
                        MAIN
  3
                                       #FFFF,R0
        1000
               7FF8
                               movh
  4
        1002
               6078
                               movl
                                        #0F,R0
  5
        1004
               6329
                               movl
                                        #65,R1
  6
        1006
               4C81
                                        R0,R1
                                swap
  7
                        DONE
  8
        1008
               3FFF
                                bra
                                        DONE
                                                        ; loop
  9
                        end MAIN
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1006, SWAP is performed: • SRC = 0x0065 • DST = 0xFF0F This will produce: • SRC = 0xFF0F • DST = 0x0065	R0: FF0F R1: 0065 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1006: SWAP SRC: R0 DST: R1 R0: 0065 R1: FF0F R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0

The SWAP instruction works as expected.

15. SRA instructions work as expected

Purpose: Checks for successful execution of SRA instruction.

Configuration: The following program is loaded into the emulator. SRA is executed with byte and word.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: SRA.txt
Time of assembly: Mon 24 Jun 2024 06:42:47
                                    org #1000
              7FF8
       1000
                             movh #FFFF,R0
       1002
             4D00
                             SRA
       1004
              6009
                             movl
                                    #1,R1
                             SRA.b R1
             4D41
      1006
                     DONE
 8
     1008 3FFF
                                    DONE
                                                   ; loop
                      end MAIN
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1002, SRA is performed using values of size word: • DST = 0xFF00 >> 1 This will produce: • DST = 0x7F80 • CLEAR overflow flag • SET negative flag • CLEAR zero flag • CLEAR carry flag	R0: FF00 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1002 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1002: SRA WB: 0 DST: R0 R0: FF80 R1: 0000 R2: 0000 R2: 0000 R4 (BP): 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1004 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0
At address 1006, SRA is performed using values of size byte. • DST.lowbyte <- 0x01 >> 1 This will produce: • RESULT = 0x00 • CLEAR overflow flag • CLEAR negative flag • SET zero flag • SET carry flag	R0: FF80 R1: 0001 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0 1006: SRA WB: 1 DST: R1 R0: FF80 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 1

The SRA instruction works as expected. It can execute with both bytes and words, and sets the flags as expected.

16. RRC instructions work as expected

Purpose: Checks for successful execution of RRC instruction.

Configuration: The following program is loaded into the emulator. RRC is executed with byte and word.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: BIS.txt
Time of assembly: Mon 24 Jun 2024 04:05:54
                                      org #1000
                       MAIN
 3
       1000
               67FA
                              movl
                                      #FF,R2
 4
       1002
               4B51
                              bis.b
                                      R2,R1
                                                     ;produce result of 0 with byte and register source, set zero flag
       1004
               6041
                                      #08,R1
                              movl
                                                     ;produce result of 0x0108 with word and constant source
 6
       1006
               4BA1
                              bis
                                      $8,R1
       1008
               603A
                              movl
                                      #07,R2
                              bis.b R2,R3
                                                     ;produce negative result, negative flag
 8
       100A
               4B53
                      DONE
                                      DONE
                      end MAIN
11
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At memory address 1006, RRC is performed using values of size word: • DST = 0x7FFD • DST <- 0x7FFD >> 1 through carry(0) This will produce: • DST = 0x3FFE • CLEAR overflow flag • CLEAR negative flag • CLEAR zero flag • SET zero flag • SET carry flag	R0: 7FFD R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1006: RRC WB: 0 DST: R0 R0: 3FFE R1: 0000 R2: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 1
At address 1008, RRC is performed using values of size byte: • DST.lowbyte = 0xFE • DST.lowbyte <- 0xFE >> 1 through carry (1) This will produce: • DST.lowbyte = 0xFF • CLEAR overflow flag • SET negative flag • CLEAR zero flag • CLEAR carry flag	R0: 3FFE R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 1 1008: RRC WB: 1 DST: R0 R0: 3FFF R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 100A prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0

```
R1:
                                                         0001
                                                    R2:
                                                         0000
At address 100C, RRC is performed using values
                                                         0000
of size word:
                                                    R4 (BP):
                                                    R5
                                                       (LR):
       DST = 0x0001
       DST <- 0xF001 >> 1 through carry (0)
                                                     prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0
This will produce:
       DST = 0x0000
                                                                WB: 0 DST: R1
                                                         3FFF
       CLEAR overflow flag
                                                         0000
                                                    R1:
                                                         0000

    CLEAR negative flag

                                                    R2:
                                                         0000
      SET zero flag
                                                    R4 (BP):
                                                       (LR):
       SET carry flag
                                                    R7 (PC):
                                                              100E
                                                    prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 1
```

The RRC instruction works as expected. It can execute with both bytes and words, and sets the flags as expected.

Pass/Fail: PASS

17. SWPB instructions work as expected

Purpose: Checks for successful execution of SWPB instruction.

Configuration: The following program is loaded into the emulator. SWPB is executed.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: SWPB.txt
Time of assembly: Mon 24 Jun 2024 07:58:59
                                         org #1000
  2
                         MAIN
  3
        1000
                4D18
                                 swpb
                                         RØ
  4
        1002
                67D0
                                 movl
                                         #FA,R0
  5
        1004
                4D18
                                 swpb
                                         RØ
  6
        1006
                6048
                                 movl
                                         #09,R0
  7
        1008
                4D18
                                 swpb
                                         RØ
  8
                         DONE
  9
        100A
                3FFF
                                 bra
                                         DONE
                                                          ; loop
 10
                         end MAIN
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At address 1000, SWPB is performed: • DST = 0x0000 This will produce: • DST = 0x0000 • CLEAR overflow flag • CLEAR negative flag • SET zero flag • CLEAR carry flag	R0: 0000 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1000 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1000: SWPB DST: R0 R0: 0000 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1002
At address 1004, SWPB is performed: • DST = 0x00FA This will produce: • DST = 0xFA00 • CLEAR overflow flag • SET negative flag • CLEAR zero flag • CLEAR carry flag	prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 0 R0: 00FA R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R7 (PC): 1004 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 0 1004: SWPB DST: R0 R0: FA00 R1: 0000 R2: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0
At address 1008, SWPB is performed: • DST = 0xFA09 This will produce: • DST = 0x09FA • CLEAR overflow flag • CLEAR negative flag • CLEAR zero flag • CLEAR carry flag	R0: FA09 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R7 (PC): 1008 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0 1008: SWPB DST: R0 R0: 09FA R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 100A prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0

The SWPB instruction works as expected. It sets registers as expected

18. SXT instructions work as expected

Purpose: Checks for successful execution of SXT instruction.

Configuration: The following program is loaded into the emulator. SXT is executed.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: SXT.txt
Time of assembly: Mon 24 Jun 2024 08:22:27
                                       org #1000
                       MAIN
  2
 3
       1000
               4D20
                               sxt
                                       RØ
  4
       1002
               67D0
                               movl
                                       #FA,R0
       1004
  5
               4D20
                               sxt
                                       RØ
       1006
                                       #0A,R1
  6
               6051
                               movl
 7
       1008
               4D21
                                       R1
                               sxt
  8
                       DONE
 9
       100A
               3FFF
                               bra
                                       DONE
                                                       ; loop
10
                       end MAIN
Successful completion of assembly - 1P
```

Expected Results	Actual Results
At memory address 1000, SXT is performed: • DST = 0x0000 This will produce: • DST = 0x0000 • CLEAR overflow flag • CLEAR negative flag • SET zero flag • CLEAR carry flag	R0: 0000 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1000 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0 1000: SXT DST: R0 R0: 0000 R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1002 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 0
At address 1004, SXT is performed: • DST = 0x00FA This will produce: • RESULT = 0xFFFA • CLEAR overflow flag • SET negative flag • CLEAR zero flag • CLEAR carry flag	R0: 00FA R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1004 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 1 c: 0 1004: SXT DST: R0 R0: FFFA R1: 0000 R2: 0000 R3: 0000 R4 (BP): 0000 R5 (LR): 0000 R6 (SP): 0000 R7 (PC): 1006 prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0

```
R1:
                                                          000A
                                                     R2:
                                                          0000
                                                     R3:
                                                         0000
At address 1008, SXT is performed:
                                                     R4 (BP):
                                                               0000

    DST = 0x000A

                                                     R5 (LR):
                                                     R6 (SP):
                                                               0000
This will produce:
                                                     R7 (PC):
                                                     prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 1 z: 0 c: 0
    • RESULT = 0x000A
       CLEAR overflow flag
                                                                 DST: R1
                                                     R0:
                                                          FFFA

    CLEAR negative flag

                                                          000A
                                                     R1:
       CLEAR zero flag
                                                          0000
                                                     R2:
                                                     R3:
                                                          0000
       CLEAR carry flag
                                                     R4 (BP):
                                                               0000
                                                     R5 (LR):
                                                               100A
                                                             flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
```

The SXT instruction works as expected. It sets registers as expected.

Pass/Fail: PASS

19. Encounter instruction not a part of A2 requirements

Purpose: Checks for successful execution of BIS instruction.

Configuration: The following program is loaded into the emulator. BIS is executed with byte and word, register and constant sources, and related flags each set in at least one operation.

```
X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: nota2.txt
Time of assembly: Mon 24 Jun 2024 08:37:38
 1
                                        org #1000
 2
                        MAIN
 3
        1000
                4DB0
                                SETCC
 4
                        DONE
 5
        1002
                3FFF
                                bra
                                        DONE
                                                         ; loop
                        end MAIN
Successful completion of assembly - 1P
```

```
Expected Results
                                                              Actual Results
                                                0000
                                            R2:
                                                0000
                                            R3:
                                                0000
                                              (BP):
                                              (LR):
                                                     0000
The emulator will not execute any
                                              (SP):
commands.
                                            R7 (PC):
                                                     1000
                                            prev: 3 flt: 0 curr: 7 v: 0 slp: 0 n: 0 z: 0 c: 0
                                            1000: 4DB0
                                            1002: 3FFF
                                            End: PC: 1004 Clk: 4
```

The emulator behaved as expected.