

X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17							
Input file name: LDST4.asm							
Time of assembly: Mon 8 Jul 2024 12:56:32							
1				42	0208	5882	LD R0+,R2 ; R1 <- mem[R0]
2				43	020A	5C91	ST R2,R1+ ; mem[R1] <- R1
3				44			
4				45	020C	5882	; LD R0+,R2 ; R1 <- mem[R0]
5				46	020E	5C91	ST R2,R1+ ; mem[R1] <- R1
6				47			
7				48	0210	58C2	; LD.B R0+,R2 ; R1 <- mem[R0]
8				49	0212	5CD1	ST.B R2,R1+ ; mem[R1] <- R1
9				50			
10				51	0214	58C2	; LD.B R0+,R2 ; R1 <- mem[R0]
11				52	0216	5CD1	ST.B R2,R1+ ; mem[R1] <- R1
12				53			
13				54	0218	4088	; add \$1,R0
14				55	021A	4089	add \$1,R1
15				56			
16				57	021C	5942	; LD.b R0-,R2 ; R1 <- mem[R0]
17				58	021E	5D51	ST.b R2,R1- ; mem[R1] <- R1
18				59			
19				60	0220	5942	; LD.b R0-,R2 ; R1 <- mem[R0]
20				61	0222	5D51	ST.b R2,R1- ; mem[R1] <- R1
21				62			
22				63			
23				64			
24				65			
25				66			
26				67			
27							
28							
29							
30							
31							
32							
33							
34							
35							
36							
37							
38							
39							
40							
41							

Expected Results:	Actual Results:
“Grace Yu” should appear beginning in the original 0x0100 location, as well as beginning in the new 0x0110 location.	<pre> Option: m d 100 130 Display instruction or data memory? I - instruction memory D - data memory Enter lower and upper bound 0100: 47 72 61 63 65 20 59 75 00 00 00 00 00 00 00 00 Grace Yu..... 0110: 47 72 61 63 65 20 59 75 00 00 00 00 00 00 00 00 Grace Yu..... Option:   </pre>

Pass/Fail: PASS

## 2. LDR and STR can successfully load and store data into memory

**Purpose:** Checks for successful implementation of LDR and STR instructions.

**Configuration:** The following .xme file is loaded into the emulator. It uses both LDR and STR commands, with negative and positive offsets, as well as word and byte manipulation.

```

X-Makina Assembler - Version XM-23P Single Pass+ Assembler - Release 24.04.17
Input file name: struct.asm
Time of assembly: Mon 8 Jul 2024 14:52:44
1      ;
2      ; Structure example
3      ; ECED 3403
4      ; 25 Jun 2024
5      ;
6      ; struct stex
7      ; {
8      ;     unsigned short V0;
9      ;     char V1;
10     ;     short V2;
11     ; };
12     ;
13     ; struct stex S1, S2;
14     ;
15     ; Define offsets
16     ;
17     V0     equ     $0
18     V1     equ     $2
19     V2     equ     $4
20     V3     equ     $-1
21     ;
22     ; Data - reserve space for structures
23     ;
24     ; DATA
25     ; org     #100
26     0100    0000    S1    bss     $6      ; 6 bytes
27     0106    0000          bss     $2      ; Fill
28     0108    0000    S2    bss     $6      ; 6 bytes
29     ;
30     ; Code - initialize S1
31     ;
32     ; CODE
33     ; org     #1000
34     ;
35     1000    6800    StrtEx    movlz   S1,R0
36     1002    7808          movh     S1,R0
37     ;
38     ; Initialize S1
39     ;
40     1004    7889          movh     #1100,R1
41     1006    6089          movl     #11,R1
42     1008    C008          str       R1,R0,V0
43     ;
44     100A    6A09          movlz     'A',R1
45     100C    C148          str.b     R1,R0,V1
46     ;
47     100E    6FF9          movlz     #FF,R1
48     1010    C208          str       R1,R0,V2
49     ;
50     ; Initialize S2 from S1
51     ;
52     1012    4C02          mov       R0,R2
53     1014    40A2          add       #8,R2    ; Addr of S2
54     ;
55     ; S2.V0 <- S1.V0 + 2
56     ;
57     1016    8001          ldr       R0,V0,R1
58     1018    4091          add       #2,R1
59     101A    C00A          str       R1,R2,V0
60     ;
61     ; S2.V1 <- S1.V1 + 1

```

```

62      ;
63      101C    8141          ldr.b     R0,V1,R1
64      101E    4089          add       #1,R1
65      1020    C14A          str.b     R1,R2,V1
66      ;
67      ; S2.V2 <- S1.V2 - 2
68      ;
69      1022    409A          add       $4,R2
70      1024    408A          add       $1,R2
71      1026    8201          ldr       R0,V2,R1
72      1028    4291          sub       #2,R1
73      102A    FF8A          str       R1,R2,V3
74      ;
75      Done
76      end      StrtEx

Successful completion of assembly - 1P

** Symbol table **

Constants (Equates)
Name      Type      Value      Decimal
V3         CON      FFFF      -1      PRI
V2         CON      0004      4       PRI
V1         CON      0002      2       PRI
V0         CON      0000      0       PRI

Labels (Code)
Name      Type      Value      Decimal
Done      REL      102C      4140    PRI
StrtEx     REL      1000      4096    PRI

Labels (Data)
Name      Type      Value      Decimal
S2         REL      0108      264     PRI
S1         REL      0100      256     PRI

Registers
Name      Type      Value      Decimal
R7         REG      0007      7       PRI
R6         REG      0006      6       PRI
R5         REG      0005      5       PRI
R4         REG      0004      4       PRI
R3         REG      0003      3       PRI
R2         REG      0002      2       PRI
R1         REG      0001      1       PRI
R0         REG      0000      0       PRI

```

Expected Results:	Actual Results:
<ul style="list-style-type: none"> <li>• Data 0x1111               <ul style="list-style-type: none"> <li>○ Loaded relative from address 0x0100 by 0</li> <li>○ Increased by 2 to 0x1113</li> <li>○ Stored relative from address 0108 by 0</li> </ul> </li> <li>• Data 0x0041               <ul style="list-style-type: none"> <li>○ Loaded relative from address 0x0100 by 2</li> <li>○ Increased by 1 to 0x0042</li> <li>○ Stored relative from address 0x0108 by 2</li> </ul> </li> <li>• Data 0x00FF               <ul style="list-style-type: none"> <li>○ Loaded relative from address 0x0100 by 4</li> <li>○ Decreased by 2 to 0x00FD</li> <li>○ Stored relative from address 0x010D by -1</li> </ul> </li> </ul>	<pre> Option: m d 100 130 Display instruction or data memory? I - instruction memory D - data memory Enter lower and upper bound 0100: 11 11 41 00 FF 00 00 00 13 11 42 00 FD 00 00 00 ..A.....B..... 0110: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ..... Option:   </pre>

**Pass/Fail:** PASS