Modeling systems via register machines for the verification of weak memory models

Elli Anastasiadi ^{1,2} Samuel Grahn ¹

¹Department of Information Technology, Uppsala University, Sweden firstname.lastname@it.uu.se

 $^2 \mbox{Department}$ of Computer Science, Aalborg University, Denmark firstname.lastname@mail.dk

November 2024



Modeling via Register Machines



Introduce Elli and Samuel, title

- 1 Introduction
- 2 Modeling
- 3 Conclusion
- 4 References

eling 000000000 Conclusion

Reference:

Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Modeling via Register Machines Introduction

Weak Memory Models

 Memory access is slow, so hardware designers have implemented caches.
 Distributed systems that pass information about the system using messages.

Why Witts?

Two situations (next)
The question we want to answer: (next)
(verification problem)
What do we do with undecidability? (next)
Simplify to find a case that is decidable

Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented caches.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called weak. Notable examples include TSO, RA, ARM.

Modeling via Register Machines -Introduction

Weak Memory Models

implemented caches . Distributed systems that pass information about the system

Why Witts?

. Memory access is slow, so hardware designers have

Two situations (next) The question we want to answer: (next) (verification problem) What do we do with undecidability? (next) Simplify to find a case that is decidable

leling 000000000 clusion

Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called *weak*. Notable examples include TSO, RA, ARM.

Does a given implementation satisfy a given WMM?

Modeling via Register Machines Introduction

Weak Memory Models

 Memory access is slow, so hardware designers have implemented caches.
 Distributed systems that pass information about the system using message.
 Writes are not immediately visible to all possible readers (thread)

Writes are not immediately visible to all possible readers (thread systems, et.c.) Any such memory model is called weak. Notable examples include TSO, RA, ABM.

Why Witts?

Two situations (next)
The question we want to answer: (next)
(verification problem)
What do we do with undecidability? (next)

Simplify to find a case that is decidable

eling oooooooo clusion

Reference

Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called *weak*. Notable examples include TSO, RA, ARM.

Does a given implementation satisfy a given WMM? Undecidable in general[1]

Modeling via Register Machines

Introduction

Weak Memory Models

Why WMX?

• Memory access is slow, so hardware designers have implemented caches.

• Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads).

Writes are not immediately visible to all possible readers (thread systems, etc.) Any such memory model is called weak. Notable examples include TSQ, RJ, ABM. Does a given implementation satisfy a given MOSY. Undecidable in general[1]

Two situations (next)
The question we want to answer: (next)
(verification problem)
What do we do with undecidability? (next)
Simplify to find a case that is decidable

deling

clusion

Referen

Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called *weak*. Notable examples include TSO, RA, ARM.

Does a given implementation satisfy a given WMM? Undecidable in general[1] Simplify the model!

Modeling via Register Machines

Introduction

Weak Memory Models

Memory access is slow, so hardware designers have implemented caches.
Distributed systems that pass information about the systems string messages.
Writes are not immediately visible to all possible readers (thread systems, etc.) Any such memory model is called wast. Notable examples include TSD, RL ADX.

Individual bits in presental library and second string a press 30007.

Individual bits in presental library and second string a press 30007.

Why Witts?

Simplify the model!

Two situations (next)
The question we want to answer: (next)
(verification problem)
What do we do with undecidability? (next)
Simplify to find a case that is decidable

Assume a set Θ of threads, a set $\mathcal V$ of variables, and a set Regs of registers, the values of which range over some domain \mathcal{D} .

Modeling via Register Machines -Introduction

Register Machines

Assume a set Θ of threads, a set V of variables, and a set Rega of registers, the values of which range over some domain D.

Formal definition.

Intuitively: FSA with operation labels

Assume a set Θ of threads, a set \mathcal{V} of variables, and a set Regs of registers, the values of which range over some domain \mathcal{D} .

Definition (Operation)

- (W, θ, x, a) Thread θ writes to variable x, storing the value in register a.
- (R, θ, x, a) Thread θ reads from the variable x, and gets the value stored in register a.
- a := b The value of register b is copied into register a.

Modeling via Register Machines -Introduction

Register Machines

Formal definition.

Intuitively: FSA with operation labels

Assume a set Θ of threads, a set V of variables, and a set Rega registers, the values of which range over some domain D.

- (R, θ, x, a) Thread θ reads from the variable x, and gets th
- a := b The value of register b is copied into register a.

Register Machines

Assume a set Θ of threads, a set \mathcal{V} of variables, and a set Regs of registers, the values of which range over some domain \mathcal{D} .

Definition (Operation)

- (W, θ, x, a) Thread θ writes to variable x, storing the value in register a.
- (R, θ, x, a) Thread θ reads from the variable x, and gets the value stored in register a.
- a := b The value of register b is copied into register a.

Definition (Register Machine)

A register machine \mathcal{M} is a tuple $\langle Q, q_{\text{init}}, \Delta \rangle$, where Q is the (finite) set of states, $q_{\text{init}} \in Q$ is the initial state, and Δ is the finite set of transitions, where each $t \in \Delta$ is of the form $\langle q, o, q' \rangle$ where $q, q' \in Q$ are states and o is an operation.

Modeling via Register Machines -Introduction

Register Machines

A register machine M is a tuple $(O, \sigma_{i+1}, \Delta)$, where O is the (finite) set of states, $q_{\text{tatt}} \in Q$ is the initial state, and Δ is the inite set of transitions, where each $t \in \Delta$ is of the form (a, o, a')

where $q, q' \in Q$ are states and o is an operation

Assume a set Θ of threads, a set V of variables, and a set Regs registers, the values of which range over some domain D

 (R, θ, x, a) – Thread θ reads from the variable x, and gets ti a := b - The value of register b is copied into register a

Formal definition.

Intuitively: FSA with operation labels

$$(R, \theta, x, a) + (W, \theta, x, a)$$

$$q$$

 $(R, \phi, x, a) + (W, \phi, x, a)$


Modeling via Register Machines -Introduction

Example: Instantaneous visibility


Example: Single state, two threads that can read and write from the same register

2024

Example: MSI Protocol




Example: MSI Protocol




Each thread is in one of three states: Invalid – Variable not in cache Modified – Variable owned and controlled Shared – Read access, shared with others

- 1 Introduction
- 2 Modeling
- 3 Conclusion
- 4 References








☐ Thread-local Memory

 $(R, \theta, x, a) + (W, \theta, x, a)$ $(R, \phi, x, a) + (W, \phi, x, a)$

Previous example: single-state read/write In a real system: effects not immediately visible (e.g. cache)



Writes are instantly visible to all threads!

Modeling via Register Machines

-- Modeling

-- Thread-local Memory



Previous example: single-state read/write In a real system: effects not immediately visible (e.g. cache)

$$(\mathsf{R} \vee \mathsf{W}, \theta, \mathsf{x}, \mathsf{a}_{\theta}) + (\mathsf{R} \vee \mathsf{W}, \phi, \mathsf{x}, \mathsf{a}_{\phi})$$

☐ Thread-local Memory

Create thread local registers (next) Allow copying information between threads (next) Problem! (next) Solution!

Thread-local Memory

$$(\mathsf{R} \lor \mathsf{W}, \theta, x, a_{\theta}) + (\mathsf{R} \lor \mathsf{W}, \phi, x, a_{\phi})$$

$$q$$

$$a_{\theta} := a_{\phi} + a_{\phi} := a_{\theta}$$


Modeling via Register Machines

Modeling

Thread-local Memory

Create thread local registers
(next) Allow copying information between threads
(next) Problem!
(next) Solution!

$$(R \lor W, \theta, x, a_{\theta}) + (R \lor W, \phi, x, a_{\phi})$$



$$a_{\theta} := a_{\phi} + a_{\phi} := a_{\theta}$$

Overwritten writes may return!

$$(W, \theta, x, a_{\theta}) \rightarrow a_{\phi} := a_{\theta} \rightarrow (R, \phi, x, a_{\phi})$$

 $\rightarrow (W, \phi, x, a_{\phi}) \rightarrow a_{\phi} := a_{\theta}$
 $\rightarrow (R, \phi, x, a_{\phi})$

Modeling via Register Machines -Modeling

☐ Thread-local Memory

 $a_0:=a_0+a_0:=a_0$

Create thread local registers (next) Allow copying information between threads (next) Problem! (next) Solution!

Modeling oo●oooooooo onclusion O ences

Thread-local Memory

 $(\mathsf{R} \lor \mathsf{W}, \theta, x, a_{\theta}) + (\mathsf{R} \lor \mathsf{W}, \phi, x, a_{\phi})$ q $a_{\theta} := a_{\phi} + a_{\phi} := a_{\theta}$

Overwritten writes may return!

$$(\mathsf{W}, \theta, \mathsf{x}, \mathsf{a}_{\theta}) o \mathsf{a}_{\phi} := \mathsf{a}_{\theta} o (\mathsf{R}, \phi, \mathsf{x}, \mathsf{a}_{\phi}) \ o (\mathsf{W}, \phi, \mathsf{x}, \mathsf{a}_{\phi}) o \mathsf{a}_{\phi} := \mathsf{a}_{\theta} \ o (\mathsf{R}, \phi, \mathsf{x}, \mathsf{a}_{\phi})$$

Solution: Encode information about whether a written value has been passed to shared memory.

Modeling via Register Machines

Modeling

└─Thread-local Memory


(R \vee W, θ , x, n) + (R \vee W, ϕ , x, n) $A_1 = A_2 - A_3 - A_4$ $Our written writes any stand <math display="block">(W, \theta, x, a) - a_3 - a_4 - a_5 - a_5$ $- (W, \theta, x, a) - a_4 - a_5 - a_5 - a_5$ $- (W, \theta, x, a) - a_5 - a_5 - a_5$ Solution Excels divertical and/or whether a written value has been passed to shared numbers.

Create thread local registers (next) Allow copying information between threads (next) Problem! (next) Solution! odeling

nclusion

References

Thread-local and Shared Memory



Modeling via Register Machines — Modeling



Thread-local and Shared Memory


Initial state, none have written. Introduce a, memory (next) θ writes. (storing in state) (next) Copy back. (next) Reads and writes (next) Symmetricaly for ϕ (next) From each of the two (end) states, The other thread writes. Both Write and read locally SAY: t is either θ or ϕ

odeling

nclusion

References

Thread-local and Shared Memory



Modeling via Register Machines └─Modeling

☐ Thread-local and Shared Memory


(No. 8, 4, 20) + (T, 1)

Initial state, none have written. Introduce a, memory (next) θ writes. (storing in state) (next) Copy back. (next) Reads and writes (next) Symmetrically for ϕ (next) From each of the two (end) states, The other thread writes. Both Write and read locally SAY: t is either θ or ϕ

odeling oo●ooooooo nclusion

erences

Thread-local and Shared Memory



Modeling via Register Machines — Modeling

☐ Thread-local and Shared Memory



Initial state, none have written. Introduce a, memory (next) θ writes. (storing in state) (next) Copy back. (next) Reads and writes (next) Symmetricaly for ϕ (next) From each of the two (end) states, The other thread writes. Both Write and read locally SAY: t is either θ or ϕ

Thread-local and Shared Memory

$$(R, \theta, x, a_{\theta}) + (R, \phi, x, a) + (W, \theta, x, a_{\theta})$$

$$T, \bot$$

$$a := a\theta$$

☐ Thread-local and Shared Memory

(R, θ, x, a_i) + (R, θ, x, c_i) + (W, θ, x, a_i) $(R, \theta, x, a_i) + (R, \theta, x, c_i) + (W, \theta, x, a_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i) + (W, \theta, x, a_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i) + (W, \theta, x, a_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i) + (W, \theta, x, a_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i) + (W, \theta, x, a_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i)$ $(R, \theta, x, a_i) + (R, \theta, x, c_i)$ $(R, \theta, x, c_i) +$

Initial state, none have written. Introduce a, memory (next) θ writes. (storing in state) (next) Copy back. (next) Reads and writes (next) Symmetricaly for ϕ (next) From each of the two (end) states, The other thread writes. Both Write and read locally SAY: t is either θ or ϕ

$$(R, \theta, x, a_{\theta}) + (R, \phi, x, a) + (W, \theta, x, a_{\theta})$$


$$(N, \theta, x, a_{\theta}) + (T, \bot)$$

$$a := a_{\theta}$$

$$(W, \phi, x, a_{\phi}) + (X, \phi, x, a_{\phi}) + (W, \phi, x, a_{\phi})$$

$$(R, \theta, x, a) + (R, \phi, x, a_{\phi}) + (W, \phi, x, a_{\phi})$$

☐ Thread-local and Shared Memory




Initial state, none have written. Introduce a, memory (next) θ writes. (storing in state) (next) Copy back. (next) Reads and writes (next) Symmetrically for ϕ (next) From each of the two (end) states, The other thread writes. Both Write and read locally SAY: t is either θ or ϕ

Modeling


nclusion

References

Thread-local and Shared Memory



☐ Thread-local and Shared Memory



Initial state, none have written. Introduce a, memory (next) θ writes. (storing in state) (next) Copy back. (next) Reads and writes (next) Symmetrically for ϕ (next) From each of the two (end) states, The other thread writes. Both Write and read locally SAY: t is either θ or ϕ

2024-1

When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

Modeling via Register Machines

└─Modeling

└─Buffers

When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

Conclusion

References 00

Buffers

When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

 Writes that are not immediately visible to all threads (e.g. TSO write- or load buffer semantics) Modeling via Register Machines
—Modeling
—Buffers

When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

• Writes that are not immediately visible to all threads (e.g. TBO write- or load buffer semantics)

2024

When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

- Writes that are not immediately visible to all threads (e.g. TSO write- or load buffer semantics)
- Delays due to traveling time in distributed systems (e.g. message queues)

Modeling via Register Machines - Modeling

-Buffers

When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers. . Writes that are not immediately visible to all thread

(e.g. TSO write- or load buffer semantics) . Delays due to traveling time in distributed systems

2024-1


$\begin{bmatrix} x = 0 \\ y = 0 \end{bmatrix}$ ϕ

Write: Append to own buffer

Read: Rightmost occurrence in own buffer, otherwise memory

Modeling via Register Machines └─Modeling

☐TSO-style Store Buffers



Values in memory, Buffers, one for each thread. DO SOME READS AT EVERY STEP

TSO-style Store Buffers

x = 1 θ x = 0y = 0

Write: Append to own buffer

Read: Rightmost occurrence in own buffer, otherwise memory

Modeling via Register Machines -Modeling

☐TSO-style Store Buffers

Values in memory, Buffers, one for each thread. DO SOME READS AT **EVERY STEP**

2024-1

2024-1

TSO-style Store Buffers

$$\begin{bmatrix} x = 0 \\ y = 0 \end{bmatrix} \begin{bmatrix} x = 1 \\ y = 1 \end{bmatrix} \begin{bmatrix} \theta \\ \phi \end{bmatrix}$$

Write: Append to own buffer

Read: Rightmost occurrence in own buffer, otherwise memory

Modeling via Register Machines └─Modeling

☐TSO-style Store Buffers

Values in memory, Buffers, one for each thread. DO SOME READS AT EVERY STEP

 θ

TSO-style Store Buffers

$$\begin{bmatrix} x = 0 \\ y = 0 \end{bmatrix} \quad \begin{cases} x = 1 & x = 2 \\ \hline y = 1 \end{cases}$$

Write: Append to own buffer

Read: Rightmost occurrence in own buffer, otherwise memory



☐TSO-style Store Buffers

Values in memory, Buffers, one for each thread. DO SOME READS AT **EVERY STEP**

2024-1

2024

$$\begin{bmatrix} x = 1 \\ y = 0 \end{bmatrix} \begin{bmatrix} x = 2 \\ y = 1 \end{bmatrix} \begin{bmatrix} \theta \\ \phi \end{bmatrix}$$

Append to own buffer

Read: Rightmost occurrence in own buffer, otherwise memory

Modeling via Register Machines - Modeling


☐TSO-style Store Buffers

Memory (left) Two threads (right), each with a store buffer (middle) (Write = append, Read = rightmost)(next) Say θ writes x = 1. If θ would try to read x, it would read 1. ϕ would read 0. (next) ϕ writes. (next) θ writes again. The only remaining part is: (next) Handling buffers: take first message and apply it to memory.




TSO-style Store Buffers

Encoding TSO-style store buffers buffers as register machines



Encoding TSO-style store buffers buffers as register machines



TSO-style Store Buffers

• Variables: x, y, z, \dots

Modeling 000000•00000

Modeling via Register Machines

-Modeling

☐TSO-style Store Buffers

Encoding TSO-style store buffers buffers as register machines

Encoding TSO-style store buffers buffers as register machines





nclusion

Re

TSO-style Store Buffers

Encoding TSO-style store buffers buffers as register machines

- Variables: x, y, z, \dots
- Buffers: $B^{\theta}, B^{\phi}, \dots$

Modeling via Register Machines — Modeling

☐TSO-style Store Buffers

Encoding TSO-style store buffers buffers as register machines

• Variables: x, y, z, ...

Buffers: B⁰, B⁰,...



Modeling 000000•00000

TSO-style Store Buffers

Encoding TSO-style store buffers buffers as register machines

- Variables: x, y, z, ...
- Buffers: $B^{\theta}, B^{\phi}, \dots$
- Registers: $x_{mem}, y_{mem}, \ldots, B_1^{\theta}, \ldots, B_n^{\theta}, B_1^{\phi}, \ldots$

Modeling via Register Machines -Modeling

Encoding TSO-style store buffers buffers as register machines

☐TSO-style Store Buffers

TSO-style Store Buffers


Encoding TSO-style store buffers buffers as register machines

• Variables: x, y, z, \dots

• Buffers: $B^{\theta}, B^{\phi}, \dots$


• Registers: $x_{mem}, y_{mem}, \ldots, B_1^{\theta}, \ldots, B_n^{\theta}, B_1^{\phi}, \ldots$

$$(R, t, x, x_{mem})$$



Modeling via Register Machines -Modeling

☐TSO-style Store Buffers




Encoding TSO-style store buffers buffers as register machines

• Variables: x, y, z, \dots

• Buffers: $B^{\theta}, B^{\phi}, \dots$

• Registers: $x_{mem}, y_{mem}, \dots, B_1^{\theta}, \dots, B_n^{\theta}, B_1^{\phi}, \dots$

 (R, t, x, x_{mem})



Modeling via Register Machines -Modeling

☐TSO-style Store Buffers



Variables (next)

Buffers = sequence of var names, one for each thread (next)

Registers: one for each variable, and one for each buffer slot (bounded buffers). (next)


We store the buffer contents as part of the state. (next) But draw it smaller.

lodeling


nclusion

nces

TSO-style Store Buffers




☐TSO-style Store Buffers



We go back and consider the register machine from the context of buffers. Specific instance of the store-buffer: Two threads (i.e. two buffers), one variable, buffer size 1.

2024



Modeling via Register Machines -Modeling

☐TSO-style Store Buffers

Note, we remove the write loops, as we consider the buffer to be full! Larger buffers!

Writing and reading





Assume a bound n > 2. From this state, we may read (point out each read) (next) θ writes (next) ϕ writes (next)

2024

TSO-style Store Buffers: Read/Write

Writing and reading

$$\begin{array}{l} \left(\mathsf{R}, \theta, x, B_1^{\theta}\right) + \\ \left(\mathsf{R}, \theta, y, B_2^{\theta}\right) + \\ \left(\mathsf{R}, \phi, y, B_1^{\phi}\right) + \\ \left(\mathsf{R}, \phi, x, x_{mem}\right) \end{array}$$





TSO-ccyle Store Buffers. Read, Write Writing and reading $\begin{aligned} & & \{R,\theta,x,B^{\mu}\}+\\ & & \{R,\theta,x,B^{\mu}\}+\\ & & \{R,\theta,y,B^{\mu}\}+\\ & & \{R,\phi,x,R_{man}\} \end{aligned}$

TSO-style Store Buffers: Read/Write


Assume a bound n > 2.

From this state, we may read (point out each read) (next)

- θ writes (next)
- ϕ writes (next)


Writing and reading

$$\begin{array}{l} \left(\mathsf{R},\theta,x,B_{1}^{\theta}\right) + \\ \left(\mathsf{R},\theta,y,B_{2}^{\theta}\right) + \\ \left(\mathsf{R},\phi,y,B_{1}^{\phi}\right) + \\ \left(\mathsf{R},\phi,x,x_{mem}\right) \end{array}$$





TSO-style Store Buffers: Read/Write




Assume a bound n > 2.

From this state, we may read (point out each read) (next)

- θ writes (next)
- ϕ writes (next)


TSO-style Store Buffers: Read/Write

Writing and reading



Modeling via Register Machines -Modeling

TSO-style Store Buffers: Read/Write



Assume a bound n > 2.

From this state, we may read (point out each read) (next)

- θ writes (next)
- ϕ writes (next)

TSO-style Store Buffers: Handling message



Modeling via Register Machines -Modeling TSO-style Store Buffers: Handling message



Start from the same state.

Handle a message: either from θ or ϕ .

Example: show for θ .

(next) Since first message is x, copy first buffer register to x_{mem} .

DISJOINT sequence of states, not appearing anywhere else! (next) Copy second to first

(next) And so on (next) Until the final copy





Modeling via Register Machines

Modeling

└─TSO-style Store Buffers: Handling message



Start from the same state.


Handle a message: either from θ or ϕ .

Example: show for θ .


(next) Since first message is x, copy first buffer register to x_{mem} .

DISJOINT sequence of states, not appearing anywhere else! (next) Copy second to first (next) And so on

(next) Until the final copy



TSO-style Store Buffers: Handling message



Modeling via Register Machines -Modeling TSO-style Store Buffers: Handling message



Start from the same state.

Handle a message: either from θ or ϕ .


Example: show for θ .

(next) Since first message is x, copy first buffer register to x_{mem} .

DISJOINT sequence of states, not appearing anywhere else! (next) Copy second to first (next) And so on

(next) Until the final copy

TSO-style Store Buffers: Handling message



Modeling via Register Machines -Modeling

TSO-style Store Buffers: Handling message



Start from the same state.

Handle a message: either from θ or ϕ .


Example: show for θ .

(next) Since first message is x, copy first buffer register to x_{mem} .

DISJOINT sequence of states, not appearing anywhere else! (next) Copy second to first

(next) And so on

(next) Until the final copy



Modeling via Register Machines

Modeling

☐TSO-style Store Buffers: Handling message



Start from the same state.

Handle a message: either from θ or ϕ .

Example: show for θ .

(next) Since first message is x, copy first buffer register to x_{mem} .

DISJOINT sequence of states, not appearing anywhere else! (next) Copy second to first

(next) And so on

(next) Until the final copy

Modeling 00000000000

Fences

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state qto a state q'.

Modeling via Register Machines -Modeling 2024-1

└─ Fences

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state of

2024-

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state q to a state q'.

• If the buffers are empty in q, we *only* have the "nondeterministic copies" available from q.

Modeling via Register Machines

└─Modeling

└─ Fences

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state q to a state q'.

 If the buffers are empty in q, we only have the "nondeterministic copies" available from q.

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state q to a state q'.

- If the buffers are empty in q, we only have the "nondeterministic copies" available from q.
- Otherwise, we have a dummy transition $q \stackrel{a:=a}{\longrightarrow} q'$.

Modeling via Register Machines - Modeling

└─ Fences

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state of

. If the buffers are empty in q, we only have the "nondeterministic copies" available from q.

Otherwise, we have a dummy transition g ²⁻³ g'

2024-

- Modeling via Register Machines -Conclusion

♠ Introduction

- 1 Introduction
- 2 Modeling
- 3 Conclusion
- 4 References

We model buffers as part of the state. Two weaknesses:

Modeling via Register Machines Conclusion

__Conclusion

2024-1

We model buffers as part of the state. Two weaknesses:

1 Requires bounded buffer sizes and thread counts – usually the case in real systems!

Modeling via Register Machines -Conclusion

-Conclusion

2024

We model buffers as part of the state. Two weaknesses: Requires bounded buffer sizes and thread counts - usually the

2024

Conclusion

We model buffers as part of the state. Two weaknesses:

- 1 Requires bounded buffer sizes and thread counts usually the case in real systems!
- 2 Exponential growth (state explosion) not ideal, but OK.

Modeling via Register Machines -Conclusion

-Conclusion

We model buffers as part of the state. Two weaknesses: Requires bounded buffer sizes and thread counts - usually the

@ Exponential growth (state explosion) - not ideal, but OK

2024

Conclusion

We model buffers as part of the state. Two weaknesses:

- 1 Requires bounded buffer sizes and thread counts usually the case in real systems!
- 2 Exponential growth (state explosion) not ideal, but OK.

However: We have decidability for more memory models, and we can still model useful systems!

Modeling via Register Machines Conclusion

-Conclusion

We model buffers as part of the state. Two weaknesses: Requires bounded buffer sizes and thread counts - usually the

@ Exponential growth (state explosion) - not ideal, but OK. However: We have decidability for more memory models, and we can still model useful systems!

- 1 Introduction
- 2 Modeling
- 3 Conclusion
- 4 References

[1] Ahmed Bouajjani, Constantin Enea, Rachid Guerraoui, and Jad Hamza.

On verifying causal consistency.

In Giuseppe Castagna and Andrew D. Gordon, editors, Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages, POPL 2017, Paris, France, January 18-20, 2017, pages 626-638. ACM, 2017. Modeling via Register Machines References

-References

[1] Ahmed Bouaijani, Constantin Enea, Rachid Guerraoui, and Jad On verifying causal consistency.