

Modeling systems via register machines

for the verification of weak memory models

Elli Anastasiadi ^{1,2} Samuel Grahn ¹

¹Department of Information Technology, Uppsala University, Sweden
firstname.lastname@it.uu.se

²Department of Computer Science, Aalborg University, Denmark
firstname.lastname@mail.dk

November 2024



UPPSALA
UNIVERSITET

2024-10-30

Modeling via Register Machines

Introduce Elli and Samuel, title

Modeling systems via register machines
for the verification of weak memory models

Elli Anastasiadi ^{1,2} Samuel Grahn ¹

¹Department of Information Technology, Uppsala University, Sweden
firstname.lastname@it.uu.se

²Department of Computer Science, Aalborg University, Denmark
firstname.lastname@mail.dk

November 2024



UPPSALA
UNIVERSITET

1 Introduction

2 Modeling

3 Conclusion

4 References

2024-10-30

Modeling via Register Machines

└ Introduction

- 1 Introduction
- 2 Modeling
- 3 Conclusion
- 4 References

Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

2024-10-30

Modeling via Register Machines

└ Introduction

└ Weak Memory Models

Two situations (next)

The question we want to answer: (next)

(verification problem)

What do we do with undecidability? (next)

Simplify to find a case that is decidable

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called *weak*. Notable examples include TSO, RA, ARM.

2024-10-30

Modeling via Register Machines

└ Introduction

└ Weak Memory Models

Two situations (next)

The question we want to answer: (next)
(verification problem)

What do we do with undecidability? (next)

Simplify to find a case that is decidable

Why WMMs?

- Memory access is slow, so hardware designers have implemented caches.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called weak. Notable examples include TSO, RA, ARM.

Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called *weak*. Notable examples include TSO, RA, ARM.

Does a given implementation satisfy a given WMM?

2024-10-30

Modeling via Register Machines

└ Introduction

└ Weak Memory Models

Two situations (next)

The question we want to answer: (next)
(verification problem)

What do we do with undecidability? (next)

Simplify to find a case that is decidable

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called *weak*. Notable examples include TSO, RA, ARM.

Does a given implementation satisfy a given WMM?

Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called *weak*. Notable examples include TSO, RA, ARM.

Does a given implementation satisfy a given WMM?

Undecidable in general[1]

2024-10-30

Modeling via Register Machines

└ Introduction

└ Weak Memory Models

Two situations (next)

The question we want to answer: (next)
(verification problem)

What do we do with undecidability? (next)

Simplify to find a case that is decidable

Why WMMs?

- Memory access is slow, so hardware designers have implemented caches.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called weak. Notable examples include TSO, RA, ARM.

Does a given implementation satisfy a given WMM?
Undecidable in general[1]

Weak Memory Models

Why WMMs?

- Memory access is slow, so hardware designers have implemented *caches*.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called *weak*. Notable examples include TSO, RA, ARM.

Does a given implementation satisfy a given WMM?

Undecidable in general[1]

Simplify the model!

2024-10-30

Modeling via Register Machines

└ Introduction

└ Weak Memory Models

Two situations (next)

The question we want to answer: (next)

(verification problem)

What do we do with undecidability? (next)

Simplify to find a case that is decidable

Why WMMs?

- Memory access is slow, so hardware designers have implemented caches.
- Distributed systems that pass information about the system using messages.

Writes are not immediately visible to all possible readers (threads, systems, et.c.) Any such memory model is called weak. Notable examples include TSO, RA, ARM.

Does a given implementation satisfy a given WMM?

Undecidable in general[1]

Simplify the model!

Register Machines

Assume a set Θ of threads, a set \mathcal{V} of variables, and a set Regs of registers, the values of which range over some domain \mathcal{D} .

2024-10-30

Modeling via Register Machines

└ Introduction

└ Register Machines

Formal definition.

Intuitively: FSA with operation labels

Register Machines

Assume a set Θ of threads, a set \mathcal{V} of variables, and a set Regs of registers, the values of which range over some domain \mathcal{D} .

Definition (Operation)

- (W, θ, x, a) – Thread θ writes to variable x , storing the value in register a .
- (R, θ, x, a) – Thread θ reads from the variable x , and gets the value stored in register a .
- $a := b$ – The value of register b is copied into register a .

2024-10-30

Modeling via Register Machines

└ Introduction

└ Register Machines

Formal definition.

Intuitively: FSA with operation labels

Definition (Operation)

- (W, θ, x, a) – Thread θ writes to variable x , storing the value in register a .
- (R, θ, x, a) – Thread θ reads from the variable x , and gets the value stored in register a .
- $a := b$ – The value of register b is copied into register a .

Register Machines

Assume a set Θ of threads, a set \mathcal{V} of variables, and a set Regs of registers, the values of which range over some domain \mathcal{D} .

Definition (Operation)

- (W, θ, x, a) – Thread θ writes to variable x , storing the value in register a .
- (R, θ, x, a) – Thread θ reads from the variable x , and gets the value stored in register a .
- $a := b$ – The value of register b is copied into register a .

Definition (Register Machine)

A *register machine* \mathcal{M} is a tuple $\langle Q, q_{\text{init}}, \Delta \rangle$, where Q is the (finite) set of states, $q_{\text{init}} \in Q$ is the initial state, and Δ is the finite set of transitions, where each $t \in \Delta$ is of the form $\langle q, \circ, q' \rangle$ where $q, q' \in Q$ are states and \circ is an operation.

2024-10-30

Modeling via Register Machines

└ Introduction

└ Register Machines

Formal definition.

Intuitively: FSA with operation labels

Register Machines

Assume a set Θ of threads, a set \mathcal{V} of variables, and a set Regs of registers, the values of which range over some domain \mathcal{D} .


Definition (Operation)

- (W, θ, x, a) – Thread θ writes to variable x , storing the value in register a .
- (R, θ, x, a) – Thread θ reads from the variable x , and gets the value stored in register a .
- $a := b$ – The value of register b is copied into register a .

Definition (Register Machine)

A *register machine* \mathcal{M} is a tuple $\langle Q, q_{\text{init}}, \Delta \rangle$, where Q is the (finite) set of states, $q_{\text{init}} \in Q$ is the initial state, and Δ is the finite set of transitions, where each $t \in \Delta$ is of the form $\langle q, \circ, q' \rangle$ where $q, q' \in Q$ are states and \circ is an operation.

Example: Instantaneous visibility

 $(R, \theta, x, a) + (W, \theta, x, a)$  $(R, \phi, x, a) + (W, \phi, x, a)$

2024-10-30

Modeling via Register Machines

└ Introduction


└ Example: Instantaneous visibility

Example: Instantaneous visibility



Example: Single state, two threads that can read and write from the same register

Example: MSI Protocol



2024-10-30

Modeling via Register Machines

└ Introduction

└ Example: MSI Protocol


Each thread is in one of three states:

Invalid – Variable not in cache

Modified – Variable owned and controlled

Shared – Read access, shared with others

Example: MSI Protocol



1 Introduction

2 Modeling

3 Conclusion

4 References

2024-10-30


Modeling via Register Machines

Modeling

- 1 Introduction
- 2 Modeling
- 3 Conclusion
- 4 References

Thread-local Memory

$(R, \theta, x, a) + (W, \theta, x, a)$



$(R, \phi, x, a) + (W, \phi, x, a)$

2024-10-30

Modeling via Register Machines


└ Modeling

└ Thread-local Memory



Previous example: single-state read/write In a real system: effects not immediately visible (e.g. cache)

Thread-local Memory

 $(R, \theta, x, a) + (W, \theta, x, a)$  $(R, \phi, x, a) + (W, \phi, x, a)$

Writes are instantly visible to all threads!


2024-10-30

Modeling via Register Machines

└ Modeling

└ Thread-local Memory


Thread-local Memory



Previous example: single-state read/write In a real system: effects not immediately visible (e.g. cache)

Thread-local Memory

$$(R \vee W, \theta, x, a_\theta) + (R \vee W, \phi, x, a_\phi)$$



2024-10-30

Modeling via Register Machines

└ Modeling

└ Thread-local Memory

Create thread local registers

(next) Allow copying information between threads

(next) Problem!


(next) Solution!

$$(R \vee W, \theta, x, a_\theta) + (R \vee W, \phi, x, a_\phi)$$



Thread-local Memory

$$(R \vee W, \theta, x, a_\theta) + (R \vee W, \phi, x, a_\phi)$$



$$a_\theta := a_\phi + a_\phi := a_\theta$$

2024-10-30

Modeling via Register Machines

└ Modeling

└ Thread-local Memory

Create thread local registers

(next) Allow copying information between threads

(next) Problem!

(next) Solution!


$$(R \vee W, \theta, x, a_\theta) + (R \vee W, \phi, x, a_\phi)$$



$$a_\theta := a_\phi + a_\phi := a_\theta$$

Thread-local Memory

$$(R \vee W, \theta, x, a_\theta) + (R \vee W, \phi, x, a_\phi)$$



$$a_\theta := a_\phi + a_\phi := a_\theta$$

Overwritten writes may return!

$$\begin{aligned} (W, \theta, x, a_\theta) &\rightarrow a_\phi := a_\theta \rightarrow (R, \phi, x, a_\phi) \\ &\rightarrow (W, \phi, x, a_\phi) \rightarrow a_\phi := a_\theta \\ &\rightarrow (R, \phi, x, a_\phi) \end{aligned}$$

2024-10-30

Modeling via Register Machines

└ Modeling

└ Thread-local Memory

Create thread local registers

(next) Allow copying information between threads

(next) Problem!

(next) Solution!


$$(R \vee W, \theta, x, a_\theta) + (R \vee W, \phi, x, a_\phi)$$



$$\begin{aligned} &a_\theta := a_\phi + a_\phi := a_\theta \\ \text{Overwritten writes may return!} \\ (W, \theta, x, a_\theta) &\rightarrow a_\phi := a_\theta \rightarrow (R, \phi, x, a_\phi) \\ &\rightarrow (W, \phi, x, a_\phi) \rightarrow a_\phi := a_\theta \\ &\rightarrow (R, \phi, x, a_\phi) \end{aligned}$$

Thread-local Memory

$$(R \vee W, \theta, x, a_\theta) + (R \vee W, \phi, x, a_\phi)$$



$$a_\theta := a_\phi + a_\phi := a_\theta$$

Overwritten writes may return!

$$\begin{aligned} (W, \theta, x, a_\theta) &\rightarrow a_\phi := a_\theta \rightarrow (R, \phi, x, a_\phi) \\ &\rightarrow (W, \phi, x, a_\phi) \rightarrow a_\phi := a_\theta \\ &\rightarrow (R, \phi, x, a_\phi) \end{aligned}$$

Solution: Encode information about whether a written value has been passed to shared memory.

2024-10-30

Modeling via Register Machines

└ Modeling

└ Thread-local Memory

Thread-local Memory

$$(R \vee W, \theta, x, a_\theta) + (R \vee W, \phi, x, a_\phi)$$



$$a_\theta := a_\phi + a_\phi := a_\theta$$

Overwritten writes may return!

$$\begin{aligned} (W, \theta, x, a_\theta) &\rightarrow a_\phi := a_\theta \rightarrow (R, \phi, x, a_\phi) \\ &\rightarrow (W, \phi, x, a_\phi) \rightarrow a_\phi := a_\theta \\ &\rightarrow (R, \phi, x, a_\phi) \end{aligned}$$

Solution: Encode information about whether a written value has been passed to shared memory.


Create thread local registers

(next) Allow copying information between threads

(next) Problem!

(next) Solution!

Thread-local and Shared Memory



2024-10-30

Modeling via Register Machines


└ Modeling

└ Thread-local and Shared Memory



Initial state, none have written. Introduce a , memory
 (next) θ writes. (storing in state)
 (next) Copy back.
 (next) Reads and writes
 (next) Symmetrically for ϕ
 (next) From each of the two (end) states, The *other* thread writes.
 Both Write and read locally SAY: t is either θ or ϕ

Thread-local and Shared Memory




2024-10-30

Modeling via Register Machines

└ Modeling

└ Thread-local and Shared Memory

Thread-local and Shared Memory



Initial state, none have written. Introduce a , memory

(next) θ writes. (storing in state)

(next) Copy back.


(next) Reads and writes

(next) Symmetrically for ϕ

(next) From each of the two (end) states, The *other* thread writes.

Both Write and read locally SAY: t is either θ or ϕ

Thread-local and Shared Memory




2024-10-30

Modeling via Register Machines

└ Modeling

└ Thread-local and Shared Memory


Thread-local and Shared Memory



Initial state, none have written. Introduce a , memory
 (next) θ writes. (storing in state)
 (next) Copy back.
 (next) Reads and writes
 (next) Symmetrically for ϕ
 (next) From each of the two (end) states, The *other* thread writes.
 Both Write and read locally SAY: t is either θ or ϕ

Thread-local and Shared Memory

$$(R, \theta, x, a_\theta) + (R, \phi, x, a) + (W, \theta, x, a_\theta)$$




2024-10-30

Modeling via Register Machines

└ Modeling

└ Thread-local and Shared Memory

Thread-local and Shared Memory



Initial state, none have written. Introduce a , memory

(next) θ writes. (storing in state)

(next) Copy back.

(next) Reads and writes


(next) Symmetrically for ϕ

(next) From each of the two (end) states, The *other* thread writes.

Both Write and read locally SAY: t is either θ or ϕ

Thread-local and Shared Memory

$$(R, \theta, x, a_\theta) + (R, \phi, x, a) + (W, \theta, x, a_\theta)$$



$$(R, \theta, x, a) + (R, \phi, x, a_\phi) + (W, \phi, x, a_\phi)$$


2024-10-30

Modeling via Register Machines

└ Modeling

└ Thread-local and Shared Memory

Thread-local and Shared Memory



Initial state, none have written. Introduce a , memory

(next) θ writes. (storing in state)

(next) Copy back.


(next) Reads and writes

(next) Symmetrically for ϕ

(next) From each of the two (end) states, The *other* thread writes.

Both Write and read locally SAY: t is either θ or ϕ

Thread-local and Shared Memory




2024-10-30

Modeling via Register Machines

└ Modeling

└ Thread-local and Shared Memory



Initial state, none have written. Introduce a , memory

(next) θ writes. (storing in state)

(next) Copy back.

(next) Reads and writes

(next) Symmetrically for ϕ

(next) From each of the two (end) states, The *other* thread writes.

Both Write and read locally SAY: t is either θ or ϕ

Buffers

When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

2024-10-30

Modeling via Register Machines

└ Modeling

└ Buffers

When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

Buffers

When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

- Writes that are not immediately visible to all threads (e.g. TSO write- or load buffer semantics)

2024-10-30

Modeling via Register Machines

└ Modeling

└ Buffers

When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

- Writes that are not immediately visible to all threads (e.g. TSO write- or load buffer semantics)

Buffers

When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

- Writes that are not immediately visible to all threads (e.g. TSO write- or load buffer semantics)
- Delays due to traveling time in distributed systems (e.g. message queues)

2024-10-30

Modeling via Register Machines


└ Modeling

└ Buffers

When the effect of some action of a system is delayed for some participants, we can (sometimes) model it using buffers.

- Writes that are not immediately visible to all threads (e.g. TSO write- or load buffer semantics)
- Delays due to traveling time in distributed systems (e.g. message queues)

TSO-style Store Buffers



Write: Append to own buffer

Read: Rightmost occurrence in own buffer, otherwise memory

2024-10-30

Modeling via Register Machines

└ Modeling


└ TSO-style Store Buffers



Write: Append to own buffer
Read: Rightmost occurrence in own buffer, otherwise memory

Values in memory, Buffers, one for each thread. DO SOME READS AT EVERY STEP

TSO-style Store Buffers



Write: Append to own buffer

Read: Rightmost occurrence in own buffer, otherwise memory

2024-10-30

Modeling via Register Machines

└ Modeling


└ TSO-style Store Buffers



Write: Append to own buffer
Read: Rightmost occurrence in own buffer, otherwise memory

Values in memory, Buffers, one for each thread. DO SOME READS AT EVERY STEP

TSO-style Store Buffers



Write: Append to own buffer


Read: Rightmost occurrence in own buffer, otherwise memory

2024-10-30

Modeling via Register Machines


└ Modeling

└ TSO-style Store Buffers



Values in memory, Buffers, one for each thread. DO SOME READS AT EVERY STEP

TSO-style Store Buffers



Write: Append to own buffer


Read: Rightmost occurrence in own buffer, otherwise memory

2024-10-30

Modeling via Register Machines


└ Modeling

└ TSO-style Store Buffers



Values in memory, Buffers, one for each thread. DO SOME READS AT EVERY STEP

TSO-style Store Buffers



Write: Append to own buffer


Read: Rightmost occurrence in own buffer, otherwise memory

2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers



Write: Append to own buffer
Read: Rightmost occurrence in own buffer, otherwise memory

Memory (left) Two threads (right), each with a store buffer (middle)
(Write = append, Read = rightmost)

(next) Say θ writes $x = 1$.

If θ would try to read x , it would read 1. ϕ would read 0.

(next) ϕ writes. (next) θ writes again. The only remaining part is:

(next) Handling buffers: take first message and apply it to memory.

TSO-style Store Buffers

Encoding TSO-style store buffers as register machines

2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers

TSO-style Store Buffers

Encoding TSO-style store buffers as register machines

- Variables: x, y, z, \dots

2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers

TSO-style Store Buffers

Encoding TSO-style store buffers buffers as register machines

- Variables: x, y, z, \dots
- Buffers: B^θ, B^ϕ, \dots

2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers

- Variables: x, y, z, \dots
- Buffers: B^θ, B^ϕ, \dots

TSO-style Store Buffers

Encoding TSO-style store buffers as register machines

- Variables: x, y, z, \dots
- Buffers: B^θ, B^ϕ, \dots
- Registers: $x_{mem}, y_{mem}, \dots, B_1^\theta, \dots, B_n^\theta, B_1^\phi, \dots$

2024-10-30

Modeling via Register Machines

└ Modeling


└ TSO-style Store Buffers

- Variables: x, y, z, \dots
- Buffers: B^θ, B^ϕ, \dots
- Registers: $x_{mem}, y_{mem}, \dots, B_1^\theta, \dots, B_n^\theta, B_1^\phi, \dots$

TSO-style Store Buffers

Encoding TSO-style store buffers as register machines

- Variables: x, y, z, \dots
- Buffers: B^θ, B^ϕ, \dots
- Registers: $x_{mem}, y_{mem}, \dots, B_1^\theta, \dots, B_n^\theta, B_1^\phi, \dots$

 (R, t, x, x_{mem}) 

2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers

TSO-style Store Buffers

Encoding TSO-style store buffers as register machines


- Variables: x, y, z, \dots
- Buffers: B^θ, B^ϕ, \dots
- Registers: $x_{mem}, y_{mem}, \dots, B_1^\theta, \dots, B_n^\theta, B_1^\phi, \dots$

 (R, t, x, x_{mem}) 

TSO-style Store Buffers

Encoding TSO-style store buffers as register machines

- Variables: x, y, z, \dots
- Buffers: B^θ, B^ϕ, \dots
- Registers: $x_{mem}, y_{mem}, \dots, B_1^\theta, \dots, B_n^\theta, B_1^\phi, \dots$

 (R, t, x, x_{mem}) 

2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers

Variables (next)

Buffers = sequence of var names, one for each thread (next)

Registers: one for each variable, and one for each buffer slot (bounded buffers). (next)

We store the buffer contents as part of the state. (next)

But draw it smaller.


TSO-style Store Buffers

Encoding TSO-style store buffers as register machines

- Variables: x, y, z, \dots
- Buffers: B^θ, B^ϕ, \dots
- Registers: $x_{mem}, y_{mem}, \dots, B_1^\theta, \dots, B_n^\theta, B_1^\phi, \dots$

 (R, t, x, x_{mem}) 

TSO-style Store Buffers




2024-10-30

Modeling via Register Machines

└ Modeling


└ TSO-style Store Buffers

TSO-style Store Buffers



We go back and consider the register machine from the context of buffers. Specific instance of the store-buffer: Two threads (i.e. two buffers), one variable, buffer size 1.

TSO-style Store Buffers




2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers

TSO-style Store Buffers



Note, we remove the write loops, as we consider the buffer to be full!

Larger buffers!

TSO-style Store Buffers: Read/Write

Writing and reading



2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers: Read/Write

Assume a bound $n > 2$.

From this state, we may read (point out each read) (next)

θ writes (next)

ϕ writes (next)


Writing and reading



TSO-style Store Buffers: Read/Write

Writing and reading

$$\begin{aligned}
 & (R, \theta, x, B_1^\theta) + \\
 & (R, \theta, y, B_2^\theta) + \\
 & (R, \phi, y, B_1^\phi) + \\
 & (R, \phi, x, x_{mem})
 \end{aligned}$$



2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers: Read/Write

Writing and reading

$$\begin{aligned}
 & (R, \theta, x, B_1^\theta) + \\
 & (R, \theta, y, B_2^\theta) + \\
 & (R, \phi, y, B_1^\phi) + \\
 & (R, \phi, x, x_{mem})
 \end{aligned}$$

Assume a bound $n > 2$.


From this state, we may read (point out each read) (next)

 θ writes (next) ϕ writes (next)

TSO-style Store Buffers: Read/Write

Writing and reading

$$\begin{aligned}
 & (R, \theta, x, B_1^\theta) + \\
 & (R, \theta, y, B_2^\theta) + \\
 & (R, \phi, y, B_1^\phi) + \\
 & (R, \phi, x, x_{mem})
 \end{aligned}$$



2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers: Read/Write

Writing and reading

$$\begin{aligned}
 & (R, \theta, x, B_1^\theta) + \\
 & (R, \theta, y, B_2^\theta) + \\
 & (R, \phi, y, B_1^\phi) + \\
 & (R, \phi, x, x_{mem})
 \end{aligned}$$


Assume a bound $n > 2$.

From this state, we may read (point out each read) (next)

 θ writes (next) ϕ writes (next)

TSO-style Store Buffers: Read/Write

Writing and reading



2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers: Read/Write

Writing and reading

Assume a bound $n > 2$.

From this state, we may read (point out each read) (next)

 θ writes (next) ϕ writes (next)

TSO-style Store Buffers: Handling message



xy, y

2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers: Handling message



xy, y

Start from the same state.

Handle a message: either from θ or ϕ .

Example: show for θ .

(next) Since first message is x , copy first buffer register to x_{mem} .

DISJOINT sequence of states, not appearing anywhere else! (next) Copy second to first

(next) And so on

(next) Until the final copy

Where we have removed the message from the state.


TSO-style Store Buffers: Handling message

2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers: Handling message



Start from the same state.

Handle a message: either from θ or ϕ .

Example: show for θ .

(next) Since first message is x , copy first buffer register to x_{mem} .


DISJOINT sequence of states, not appearing anywhere else! (next) Copy second to first

(next) And so on

(next) Until the final copy

Where we have removed the message from the state.

TSO-style Store Buffers: Handling message



2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers: Handling message



Start from the same state.

Handle a message: either from θ or ϕ .Example: show for θ .(next) Since first message is x , copy first buffer register to x_{mem} .

DISJOINT sequence of states, not appearing anywhere else! (next) Copy


second to first

(next) And so on

(next) Until the final copy

Where we have removed the message from the state.

TSO-style Store Buffers: Handling message



2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers: Handling message

Start from the same state.

Handle a message: either from θ or ϕ .Example: show for θ .(next) Since first message is x , copy first buffer register to x_{mem} .


DISJOINT sequence of states, not appearing anywhere else! (next) Copy

second to first


(next) And so on

(next) Until the final copy

Where we have removed the message from the state.



TSO-style Store Buffers: Handling message



2024-10-30

Modeling via Register Machines

└ Modeling

└ TSO-style Store Buffers: Handling message

Start from the same state.

Handle a message: either from θ or ϕ .Example: show for θ .(next) Since first message is x , copy first buffer register to x_{mem} .


DISJOINT sequence of states, not appearing anywhere else! (next) Copy

second to first

(next) And so on

(next) Until the final copy

Where we have removed the message from the state.



Fences

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state q to a state q' .

2024-10-30

Modeling via Register Machines

└ Modeling

└ Fences

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state q to a state q' .

Fences

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state q to a state q' .

- If the buffers are empty in q , we *only* have the “nondeterministic copies” available from q .

2024-10-30

Modeling via Register Machines

└ Modeling

└ Fences

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state q to a state q' .

- If the buffers are empty in q , we *only* have the “nondeterministic copies” available from q .

Fences

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state q to a state q' .

- If the buffers are empty in q , we *only* have the “nondeterministic copies” available from q .
- Otherwise, we have a dummy transition $q \xrightarrow{a:=a} q'$.

2024-10-30

Modeling via Register Machines

└ Modeling

└ Fences

Fences

A fence is an instruction in which each thread waits for the buffers to be empty before doing anything. Assume a fence from a state q to a state q' .

- If the buffers are empty in q , we only have the “nondeterministic copies” available from q .
- Otherwise, we have a dummy transition $q \xrightarrow{a:=a} q'$.

1 Introduction

2 Modeling

3 Conclusion

4 References

2024-10-30

Modeling via Register Machines

Conclusion

- 1 Introduction
- 2 Modeling
- 3 Conclusion
- 4 References

Conclusion

We model buffers as part of the state. Two weaknesses:

2024-10-30

Modeling via Register Machines

└ Conclusion

└ Conclusion

Conclusion

We model buffers as part of the state. Two weaknesses:

Conclusion

We model buffers as part of the state. Two weaknesses:

- 1 Requires bounded buffer sizes and thread counts – usually the case in real systems!

2024-10-30

Modeling via Register Machines

└ Conclusion

└ Conclusion

Conclusion

We model buffers as part of the state. Two weaknesses:
● Requires bounded buffer sizes and thread counts – usually the case in real systems!

Conclusion

We model buffers as part of the state. Two weaknesses:

- 1 Requires bounded buffer sizes and thread counts – usually the case in real systems!
- 2 Exponential growth (state explosion) – not ideal, but OK.

2024-10-30

Modeling via Register Machines

└ Conclusion

└ Conclusion

Conclusion

We model buffers as part of the state. Two weaknesses:

- Requires bounded buffer sizes and thread counts – usually the case in real systems!
- Exponential growth (state explosion) – not ideal, but OK.

Conclusion

We model buffers as part of the state. Two weaknesses:

- 1 Requires bounded buffer sizes and thread counts – usually the case in real systems!
- 2 Exponential growth (state explosion) – not ideal, but OK.

However: We have decidability for more memory models, and we can still model useful systems!

2024-10-30

Modeling via Register Machines

└ Conclusion

└ Conclusion

Conclusion

We model buffers as part of the state. Two weaknesses:

- Requires bounded buffer sizes and thread counts – usually the case in real systems!
- Exponential growth (state explosion) – not ideal, but OK.

However: We have decidability for more memory models, and we can still model useful systems!

1 Introduction

2 Modeling

3 Conclusion

4 References

2024-10-30

Modeling via Register Machines

References

- 1 Introduction
- 2 Modeling
- 3 Conclusion
- 4 **References**

References

- [1] Ahmed Bouajjani, Constantin Enea, Rachid Guerraoui, and Jad Hamza.

On verifying causal consistency.

In Giuseppe Castagna and Andrew D. Gordon, editors,
*Proceedings of the 44th ACM SIGPLAN Symposium on
Principles of Programming Languages, POPL 2017, Paris,
France, January 18-20, 2017*, pages 626–638. ACM, 2017.

2024-10-30

Modeling via Register Machines

└ References

└ References

[1] Ahmed Bouajjani, Constantin Enea, Rachid Guerraoui, and Jad Hamza.
On verifying causal consistency.
In Giuseppe Castagna and Andrew D. Gordon, editors,
*Proceedings of the 44th ACM SIGPLAN Symposium on
Principles of Programming Languages, POPL 2017, Paris,
France, January 18-20, 2017*, pages 626–638. ACM, 2017.