




Drawing ~333.33mA,
or consuming <1.2W,
should give close to
10 hours going from
100% to 0% charge

$$1.658 \leq I_{LIM} \leq 2.063$$

$$I_{LIM(nom)} \cong 1.859A$$

$$3.9 \leq V_{IN} \leq 14$$
$$I(L_{sat}) = 7A$$


Also, reading PTN5110HQ's CC_STATUS and POWER_STATUS registers will tell TPCM (i.MX8M) when to set OTG_CONFIG=1 (this will also happen when PTN5110HQ sets EN_SRC HIGH)

Battery holder gives ~1mm clearance underneath the battery
Thermistor is 1.1 ± 0.15 mm thick, should fit fine with stack-up
Battery holder seems to fit up to ~68.88mm long batteries
need to test 18650 protected cells which are ~69.35mm long

Id: 3/24


3.3V/3A



1.8V/600mA



5.0V/3.8A



22.4V/40mA



2.8V/150mA



Power

Power

Purism

Copyright 2018 GNU GPLv3

Sheet: /Power/
File: power.sch

Size: A4
KiCad E.D.A. kicad 4.0.7

Date: 2018-06-18

Rev: v0.1.0

Id: 4/24


eric.kuzmenko@puri.sm

angus.ainslie@puri.sm


nicole.farber@puri.sm

christian.schilmoeller@puri.sm

Boot Config







BOOT_CFG04: 0 - 1-bit SD bus
1 - 4-bit SD bus (pull-up DATA1-3?)
BOOT_CFG05: 1 - 8-bit eMMC bus
0 - 1-bit eMMC bus



Note:
All switches' pins
can be swapped
e.g. 2<->3
or 1<->3
(+BOOT_MODE2)

2->1: eMMC 2->3: USB (Serial Downloader)	
BOOT_MODE[1:0]	Boot Type
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot
11	Reserved

Only eMMC					
BOOT_CFG[14:12]			Boot device		
001			SD/eSD		
010			MMC/eMMC		
011			NAND		
Fuse	Config	Definition	GPIO ¹	Shipped value	Settings
BOOT_CFG[11:10]	OEM	USDHC port selection	Yes	00	00 - USDHC-1
					01 - USDHC-2
					10 - USDHC-3
					else - reserved



Boot Configuration



Copyright 2018 GNU GPLv3


Sheet: /Boot Config/
File: boot.sch

Size: A4
KiCad E.D.A. kicad 4.0.7

eric.kuzmenko@puri.sm
angus.ainstlie@puri.sm
nicole.farber@puri.sm
christian.schilmoeller@puri.sm

Rev: v0.1.0
Id: 5/24

Real-Time Clock



Note:
Datasheet says slave address is 0xD0
with a R/W bit appended, since 0xD0 must
be 4-bits wide the actual 7-bit address is
0x68 (110 1000), and becomes 0xD0 during a
write operation (1101 0000)

Reference:
https://github.com/HIO-Project/linux-imx6-nano-imx_3.10.17_1.0.1_ga/blob/8848e94b2f889fe44f6736e2d4c98851a282275/arch/arm/boot/dts/imx6qdl-mtp.dtsi#L351

RTC



Copyright 2018 GNU GPLv3

Sheet: /RTC/

File: rtc.sch

Size: A4	Date: 2018-06-18
----------	------------------

KiCad E.D.A.	kicad 4.0.7
--------------	-------------

eric.kuzmenko@puri.sm

angus.ainslie@puri.sm

nicole.ferber@puri.sm

christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 6/24

The diagram illustrates a 3.3V logic level converter circuit. It uses a 74LVC2G24 inverter (U701) to convert a 5V UART signal to 3.3V logic. The input is connected to UART1_TXDD and the output to 3V3_OUT. A 100k pull-up resistor (R701) and a 100nF decoupling capacitor (C701) are used to ensure proper signal levels. A debug UART header (J701) is also shown.

Key components and connections:

- U701 (74LVC2G24):** A 2x1 inverters IC. Pin 1 is connected to GND, pin 8 to VCC (3V3_OUT), pin 2A to UART1_TXDD, and pin 2Y to 3V3_OUT.
- R701 (100k):** A pull-up resistor connected between 3V3_OUT and GND.
- C701 (100nF):** A decoupling capacitor connected between 3V3_OUT and GND.
- J701 (Debug_UART):** A 6-pin header. Pin 1 is connected to GND, pin 2 to RX <- TX, pin 3 to TX >- RX, pin 4 to GND, pin 5 to GND, and pin 6 to GND.

Purism

Rev: v0.1.0
Id: 7/24

[illegible]

Purism


eric.kuzmenko@puri.sm
angus.ainslie@puri.sm
nicole.farber@puri.sm
christian.schilmoeller@puri.sm

File: jtag.sch

Rev: v0.1.0

Id: 8/24

USB Hub + SDIO Bridge



USB Hub + SDIO Bridge



Copyright 2018 GNU GPLv3

Sheet: /USB Hub + SDIO Bridge/

File: usb_hub_sdio.sch

Size: A4	Date: 2018-06-18
----------	------------------

KiCad E.D.A. kicad 4.0.7

eric.kuzmenko@puri.sm

angus.ainslie@puri.sm


nicole.faerber@puri.sm

christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 9/24

μSD



uSD Card



Purism

Copyright 2018 GNU GPLv3

Sheet: /uSD Card/

File: sd.sch

Size: A4

Date: 2018-06-18

KiCad E.D.A. kicad 4.0.7

Rev: v0.1.0

Id: 10/24



eric.kuzmenko@puri.sm

angus.ainstlie@puri.sm

nicole.ferber@puri.sm

christian.schilmoeller@puri.sm

MIPI



MIPI



Copyright 2018 GNU GPLv3

Sheet: /MIPI/
File: mipi.sch


Size: A4	Date: 2018-06-18	Rev: v0.1.0
KiCad E.D.A. kicad 4.0.7		Id: 11/24

eric.kuzmenko@puri.sm
angus.ainstlie@puri.sm
nicole.ferber@puri.sm
christian.schilmoeller@puri.sm

Display & Touch Controller

LCD PN:
Shenzhen Jinghong Electronics Co., Ltd.
JH057N00900


Note:
No power-up sequence is
given in the spec sheet



The upper 7 bits are the address,
and bit 0 is used to select read or write.
GT5688 has two slave device addresses to choose from:

	7-Bit Address	8-Bit Write Address	8-Bit Read Address
INT LOW	0x5D	0xBA	0xBB
INT HIGH	0x14	0x28	0x29


Every time you power on or reset, you need
to use the INT pin to set the I2C address:





Cap-Touch FPC:

Pin#	Definition
1	SCL
2	SDA
3	INT
4	RESET
5	VDD2_R5
6	GND

Front: Back:



100Ω Differential Impedance



Backlight Array:



MIPI DSI



Copyright 2018 GNU GPLv3

Sheet: /MIPI/DSI/
File: dsi.sch


Size: A4 Date: 2018-06-18
KiCad E.D.A. kicad 4.0.7

eric.kuzmenko@puri.sm
angus.ainslie@puri.sm
nicole.farber@puri.sm
christian.schilmoeller@puri.sm

Rev: v0.1.0
Id: 12/24

Camera

Using Internal DVDD 1.5V Regulator:



2.7 POWER UP SEQUENCE


Based on the system power configuration (1.8V or 2.8V for I/O power, using external DVDD or internal DVDD, requiring access to the I2C during power up period or not), the power up sequence will differ. If 1.8V is used for I/O power, using the internal DVDD is preferred. If 2.8V is used for I/O power, due to a high voltage drop at the internal DVDD regulator, there is a potential heat issue. Hence, for a 2.8V power system, OmniVision recommends using an external DVDD source. Due to the higher power down current when using an external DVDD source, OmniVision strongly recommends cutting off all powers, including the external DVDD, when the sensor is not in use in the case of 2.8V I/O and external DVDD.

2.7.1 POWER UP WITH INTERNAL DVDD

For powering up with the internal DVDD and I2C access during the power ON period, the following conditions must occur:

1. when DOVDD and AVDD are turned ON, make sure DOVDD becomes stable before AVDD becomes stable
2. PWDN is active high with an asynchronous design (does not need clock)
3. PWDN pin tied to digital ground if it is not controlled.
4. if PWDN pin is controlled as below, for PWDN to go low, power must first become stable (AVDD to PWDN ≥ 5 ms)
5. RESETB is active low with an asynchronous design
6. master clock XVCLK should provide at least 1 ms before host accesses the sensor's registers
7. host can access I2C bus (if shared) during entire period. 20ms after RESETB goes high, host can access the sensor's registers to initialize sensor


figure 2-3 power up timing with internal DVDD



note $t_0 \geq 0$ ms, delay from DOVDD stable to AVDD stable, it is recommended to power up AVDD shortly after DOVDD has been powered up
 $t_1 \geq 0$ ms, delay from XVCLK off to AVDD off
 $t_2 \geq 5$ ms, delay from AVDD stable to sensor power up stable, PWDN can be pulled low after this point, XVCLK can be turned on after power on
 $t_3 \geq 1$ ms, delay from sensor power up stable to RESETB pull up
 $t_4 \geq 20$ ms, delay from RESETB pull high to SCCB initialization
 $t_5 \geq 0$ ms, delay from AVDD off to DOVDD off
 $t_6 \geq 0$ ms, delay from RESETB pull low to AVDD off

5640_05_2.2

Note:
All switches' pins
can be swapped
e.g. 2<->3
or 1<->3
(+mic)



Camera PN:
Truly C08725-B5SA-E
7-bit Slave Address: 0x78
(1111 000x)
Read: 0xF1
Write 0xF0

OV5640 CMOS Image Sensor Datasheet:
https://cdn.sparkfun.com/datasheets/Sensors/LightImaging/OV5640_datasheet.pdf

MIPI CSI



Copyright 2018 GNU GPLv3


Sheet: /MIPI/CSI/
File: csi.sch

Size: A4 Date: 2018-06-18
KiCad E.D.A. kicad 4.0.7


eric.kuzmenko@puri.sm
angus.ainslie@puri.sm
nicole.farber@puri.sm
christian.schilmoeller@puri.sm

Rev: v0.1.0
Id: 13/24

Buttons & LED



Use PWM2_PWMSAR to set the compare value (duty cycle)
 Use PWM2_PWMCR[15:4] to set the PRESCALER (frequency)
 Use PWM2_PWMPR to set the top of the counter (frequency)



Buttons & LED



Copyright 2018 GNU GPLv3

Sheet: /Buttons & LED/
 File: buttons_led.sch

Size: A4 Date: 2018-06-18
 KiCad E.D.A. kicad 4.0.7

eric.kuzmenko@puri.sm
 angus.ainslie@puri.sm
 nicole.ferber@puri.sm
 christian.schilmoeller@puri.sm

Rev: v0.1.0
 Id: 14/24

[illegible]

Even pins 40–48 are unused

	Pin	Port Config. ^{0,1}	Port Config. ^{1,2}	Port Config. ^{2,3}	Port Config. ^{3,4}
GPIO_0	40	GNSS_SCL	GNSS_SCL	SIM_DET2	HSIO_Data
GPIO_1	42	GNSS_SDA	GNSS_SDA	UIM_DTA2	HSIO_Strobe
GPIO_2	44	GNSS_IRQ	GNSS_IRQ	UIM_CLK2	IPC_0
GPIO_3	46	SYSCLK	GNSS_0	UIM_RST2	IPC_1
GPIO_4	48	TX_BLANKING	GNSS_1	UIM_PWR2	IPC_2
GPIO_5	20	AUDIO_0	AUDIO_0	RFU	Audio_0
GPIO_6	22	AUDIO_1	AUDIO_1	RFU	Audio_1
GPIO_7	24	AUDIO_2	AUDIO_2	RFU	IPC_3/Audio_2
GPIO_8	28	AUDIO_3	AUDIO_3	RFU	IPC_4/Audio_3
GPIO_9	10	LED#1	LED#1	DSB#1	IPC_5
GPIO_10	26	W_Disable2#	W_Disable2#	W_Disable2#	IPC_6
GPIO_11	23	Wake_On_WWAN	Wake_On_WWAN	Wake_On_WWAN	IPC_7
GPIO_12	25	DPR	DPR	DPR	IPC_8

Module Configuration Decodes					Port Configuration ²
CONFIG_0 (Pin 21)	CONFIG_1 (Pin 68)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 31)	Module Type and Main Host Interface ¹	
GNd	GNd	GNd	GNd	SSD - SATA	N/A
GNd	NC	GNd	GNd	SSD - PCIe	N/A
GNd	NC	NC	GNd	WWAN - PCle	1
GNd	GNd	GNd	NC	WWAN - USB 3.0	0
GNd	NC	GNd	NC	WWAN - USB 3.0	1
GNd	GNd	NC	NC	WWAN - USB 3.0	2
GNd	NC	NC	NC	WWAN - USB 3.0	3
NC	GNd	GNd	GNd	WWAN - SSIC	0
NC	NC	GNd	GNd	WWAN - SSIC	1
NC	NC	NC	GNd	WWAN - SSIC	2
NC	GNd	NC	GNd	WWAN - SSIC	3
NC	GNd	GNd	NC	WWAN - PCle	2
NC	NC	GNd	NC	WWAN - PCle	3
NC	GNd	NC	NC	RFU	N/A
NC	NC	NC	NC	No Module Present	N/A





Purism


eric.kuzmenko@puri.sm
angus.ainslie@puri.sm
nicole.faeber@puri.sm
christian.schilmoeller@puri.sm

Rev: v0.1.0
Id: 15/24


Audio




Built-In Speaker's Frequency Response:



Built-In Mic's Frequency Response:



Simulation of HP_DET @ 1kHz output
without HP jack inserted:



transient
simulation

LCR Measurements:

Earbud Microphone:
@1kHz
 $L_s = 3.844\text{mH}$
 $L_p = 15.757\text{H}$
 $C_s = 6.583\mu\text{F}$
 $C_p = 1612.8\text{pF}$
 $R_s = 1.5465\text{k}\Omega$
 $R_p = 1.5478\text{k}\Omega$
 $\theta = -0.8\text{deg}$

Headset Speaker:
@1kHz
Ls = 244.4uH
Lp = 141.99mH
Cs = 103.6uF
Cp = 178.77nF
Rs = 36.86Ohms
Rp = 36.86Ohms
 $\theta = -2.3\text{deg}$

Earbud Speaker:
@1kHz
Ls = 25.2uH
Lp = 311.0mH
Cs = 1.0mF
Cp = 81.95nF
Rs = 17.030ohms
Rp = 17.034ohms
 $\theta = 0.5\text{deg}$

Audio



Copyright 2018 GNU GPLv3

Sheet: /Audio/
File: audio.sch

Size: A4	Date: 2018-06-18
----------	------------------

eric.kuzmenko@puri.sm

angus.ainslie@puri.sm

nicole.faeber@puri.sm

christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 16/24

[illegible]

 **Purism**

eric.kuzmenko@puri.sm
angus.ainslie@puri.sm
nicole.faeber@puri.sm
christian.schilmoeller@puri.sm

Rev: v0.1.0
Id: 17/24

WLAN+BT M.2

RS9116 NC:
RTS, CTS, BT_HOST_WAKE

RS9116 datasheet says
no WIFI_WAKE
but the schematic has it

Module: Table 23
Socket: Table 46

M.2 Key E

RedPine RS9116 MB0
Requires 5V on
Pin 54 if USB used

WIFI_RSTD
W_DISABLE1

WIFI_CLKD
WIFI_CMD
WIFI_DATA0
WIFI_DATA1
WIFI_DATA2
WIFI_DATA3
WIFI_WAKE

SoC's IN/OUT

SoC's RX
Module's TX
BT UART_RXD
BT UART_TXD
BT UART_RTS
BT UART_CTS

RS9116 SUSCLK
is a GPIO (unused)
SUSCLK

W_DISABLE2
W_DISABLE1
M2_I2C_SDA
M2_I2C_SCL

U1803A
74AUP2G08

U1803B
74AUP2G08

BT_DISABLE
WIFI_DISABLE

Note:
All switches' pins
can be swapped
e.g. 2<->3
or 1<->3

SW1801A
WLAN_HKS
Open = ON
Closed = OFF

SW1801B
WLAN_HKS

RS9116 is an I2C master
=its SCL is an output
(ok bc only device on I2C2)

I2C2_SDA
I2C2_SCL

BCLK M2_PCM_CLK
M2_PCM_SYNC
M2_PCM_IN
M2_PCM_OUT

configure as slave
IN, OUT
of the SoC

C1801 C1802
1uF 10nF

U1801
NTB0104GU12

BT_UART_RXD
BT_UART_TXD
BT_UART_RTS
BT_UART_CTS

RS9116 does not
use RTX & CTS

internal 10k pull-up

C1805 C1806
1uF 10nF

U1802
NTB0104GU12

BCLK M2_PCM_CLK
M2_PCM_SYNC
M2_PCM_IN
M2_PCM_OUT

configure as slave

C1807 C1808
10nF 1uF

U1803A
74AUP2G08

U1803B
74AUP2G08

BT_DISABLE
WIFI_DISABLE

C1809 C1810 C1811 C1812 C1813 C1814 C1816 C1817
6.8pF 8.2pF 33pF 39pF 100nF 1uF 220uF 220uF

GND

3V3_P

R1801 100k

D1801 DB2J209

D1802 DB2J209

VIH=2.31V

RedPine RS9116
has 100k pull-up to
3.3V making SDIO_RST
~2.55V when HIGH

6.2 M.2 Signal Directions
UARTn_UFCR[DCEDTE]=0 on POR

TX output
RX input
CTS output
RTS input

=TX->RX
RX->TX
CTS->CTS
RTS->RTS

AE1801 Antenna

J1801 u.FL

GND

AE1802 Antenna

J1802 u.FL

GND

C1801 C1802
1uF 10nF

U1801
NTB0104GU12

BT_UART_RXD
BT_UART_TXD
BT_UART_RTS
BT_UART_CTS

RS9116 does not
use RTX & CTS

internal 10k pull-up

C1805 C1806
1uF 10nF

U1802
NTB0104GU12

BCLK M2_PCM_CLK
M2_PCM_SYNC
M2_PCM_IN
M2_PCM_OUT

configure as slave

C1807 C1808
10nF 1uF

U1803A
74AUP2G08

U1803B
74AUP2G08

BT_DISABLE
WIFI_DISABLE

AE1801 Antenna

J1801 u.FL

GND

AE1802 Antenna

J1802 u.FL

GND

C1801 C1802
1uF 10nF

U1801
NTB0104GU12

BT_UART_RXD
BT_UART_TXD
BT_UART_RTS
BT_UART_CTS

RS9116 does not
use RTX & CTS

internal 10k pull-up

C1805 C1806
1uF 10nF

U1802
NTB0104GU12

BCLK M2_PCM_CLK
M2_PCM_SYNC
M2_PCM_IN
M2_PCM_OUT

configure as slave

C1807 C1808
10nF 1uF

U1803A
74AUP2G08

U1803B
74AUP2G08

BT_DISABLE
WIFI_DISABLE

AE1801 Antenna

J1801 u.FL

GND

AE1802 Antenna

J1802 u.FL

GND

C1801 C1802
1uF 10nF

U1801
NTB0104GU12

BT_UART_RXD
BT_UART_TXD
BT_UART_RTS
BT_UART_CTS

RS9116 does not
use RTX & CTS

internal 10k pull-up

C1805 C1806
1uF 10nF

U1802
NTB0104GU12

BCLK M2_PCM_CLK
M2_PCM_SYNC
M2_PCM_IN
M2_PCM_OUT

configure as slave

C1807 C1808
10nF 1uF

U1803A
74AUP2G08

U1803B
74AUP2G08

BT_DISABLE
WIFI_DISABLE

AE1801 Antenna

J1801 u.FL

GND

AE1802 Antenna

J1802 u.FL

GND

C1801 C1802
1uF 10nF

U1801
NTB0104GU12

BT_UART_RXD
BT_UART_TXD
BT_UART_RTS
BT_UART_CTS

RS9116 does not
use RTX & CTS

internal 10k pull-up

C1805 C1806
1uF 10nF

U1802
NTB0104GU12

BCLK M2_PCM_CLK
M2_PCM_SYNC
M2_PCM_IN
M2_PCM_OUT

configure as slave

C1807 C1808
10nF 1uF

U1803A
74AUP2G08

U1803B
74AUP2G08

BT_DISABLE
WIFI_DISABLE

AE1801 Antenna

J1801 u.FL

GND

AE1802 Antenna

J1802 u.FL

GND

C1801 C1802
1uF 10nF

U1801
NTB0104GU12

BT_UART_RXD
BT_UART_TXD
BT_UART_RTS
BT_UART_CTS

RS9116 does not
use RTX & CTS

internal 10k pull-up

C1805 C1806
1uF 10nF

U1802
NTB0104GU12

BCLK M2_PCM_CLK
M2_PCM_SYNC
M2_PCM_IN
M2_PCM_OUT

configure as slave

C1807 C1808
10nF 1uF

U1803A
74AUP2G08

U1803B
74AUP2G08

BT_DISABLE
WIFI_DISABLE

AE1801 Antenna

J1801 u.FL

GND

AE1802 Antenna

J1802 u.FL

GND

C1801 C1802
1uF 10nF

U1801
NTB0104GU12

BT_UART_RXD
BT_UART_TXD
BT_UART_RTS
BT_UART_CTS

RS9116 does not
use RTX & CTS

internal 10k pull-up

C1805 C1806
1uF 10nF

U1802
NTB0104GU12

BCLK M2_PCM_CLK
M2_PCM_SYNC
M2_PCM_IN
M2_PCM_OUT

configure as slave

C1807 C1808
10nF 1uF

U1803A
74AUP2G08

U1803B
74AUP2G08

BT_DISABLE
WIFI_DISABLE

AE1801 Antenna

J1801 u.FL

GND

AE1802 Antenna

J1802 u.FL

GND

C1801 C1802
1uF 10nF

U1801
NTB0104GU12

BT_UART_RXD
BT_UART_TXD
BT_UART_RTS
BT_UART_CTS

RS9116 does not
use RTX & CTS

internal 10k pull-up



C1805 C1806
1uF

5	
---	--

TUSB1046 can be used for DP over USB-C

HDMI

Layout Note:
May need swap some signals
due to micro-HDMI pinout diff
depending on pin location/routing



HDMI



Copyright 2018 GNU GPLv3

Sheet: /HDMI/
File: hdmi.sch

Size: A4
KiCad E.D.A. kicad 4.0.7

Date: 2018-06-18

eric.kuzmenko@puri.sm

angus.ainstie@puri.sm

nicole.farber@puri.sm


christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 19/24

Sensors

Proximity & Ambient Light



9-Axis IMU




Table 19. Accelerometer and gyroscope SAD*Read/Write patterns

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	110101	0	1	11010101 (D5h)
Write	110101	0	0	11010100 (D4h)
Read	110101	1	1	11010111 (D7h)
Write	110101	1	0	11010110 (D6h)

Table 20. Magnetic sensor SAD*Read/Write patterns

Command	SAD[6:2]	SAD[1] = SDO/SA1	SAD[0]	R/W	SAD+R/W
Read	00111	0	0	1	00111001 (39h)
Write	00111	0	0	0	00111000 (38h)
Read	00111	1	0	1	00111101 (3Dh)
Write	00111	1	0	0	00111100 (3Ch)

Sensors



Copyright 2018 GNU GPLv3

Sheet: /Sensors/
File: sensors.sch

Size: A4 Date: 2018-06-18

KiCad E.D.A. kicad 4.0.7

eric.kuzmenko@puri.sm

angus.ainslie@puri.sm


nicole.farber@puri.sm

christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 20/24

SPI NOR Flash



SPI NOR Flash



Copyright 2018 GNU GPLv3

Sheet: /SPI Flash/

File: flash.sch

Size: A4

Date: 2018-06-18

KiCad E.D.A. kicad 4.0.7

Rev: v0.1.0

Id: 21/24

eric.kuzmenko@puri.sm

angus.ainstlie@puri.sm

nicole.farber@puri.sm

christian.schilmoeller@puri.sm

The schematic diagram illustrates the electrical connections for a Smart Card module (SEC1110) interfaced with a microcontroller (U2201) and a Smart Card (J2201). The diagram is organized into three main sections: the microcontroller, the smart card module, and the smart card itself.

Microcontroller (U2201) Connections:

- Power:** VDD5 and VDD33 are connected to a 5V_P supply. A 100nF capacitor (C2201) is connected to the 5V_P supply to ground.
- Data:** USB_DP and USB_DM are connected to the SMARTCARD_DP and SMARTCARD_DN pins, respectively.
- Control:** The RESET pin (16) is connected to the JTAG_TMS pin (8). The TEST pin (9) is connected to the JTAG_TDI pin (15).
- Other Pins:** JTAG_TDO (14), JTAG_CLK (13), and VSS(flag) (17) are connected to ground.

Smart Card Module (SEC1110) Connections:

- Power:** SC1_VCC (7) is connected to the 5V_P supply. A 1uF capacitor (C2202) is connected to the 5V_P supply to ground.
- Control:** SC1_RST (6) is connected to ground. SC1_CLK (5) is connected to the JTAG_TMS pin (8).
- Other Pins:** SC1_I/O (4), SC1_I0 (3), SC1_C4 (2), and SC1_C8 (1) are connected to ground.

Smart Card (J2201) Connections:

- Power:** VCC (C1) is connected to the 5V_P supply. RST (C2) is connected to ground. CLK (C3) is connected to the JTAG_TMS pin (8). GND (C5) is connected to ground. VPP (C6) is connected to ground. I/O (C7) is connected to ground.
- Other Pins:** DET (C8) is connected to ground. C4 (C4) is connected to ground. SW2 (C8) is a normally open switch. SW1 (C4) is a normally closed switch.

ISO/IEC 7816


Smart Card



christian.schilmoeller@puri.sm

Id: 22/24

GNSS



References:

https://www.u-blox.com/sites/default/files/MAX-M8_HardwareIntegrationManual_L%28UBX-13004876%29.pdf
https://www.u-blox.com/sites/default/files/MAX-8-M8-FW3_HardwareIntegrationManual_L%28UBX-15030059%29.pdf

GNSS



Copyright 2018 GNU GPLv3

Sheet: /GNSS/

File: gnss.sch

Size: A4

Date: 2018-06-18

KiCad E.D.A. kicad 4.0.7

Rev: v0.1.0

Id: 23/24

eric.kuzmenko@puri.sm

angus.ainstlie@puri.sm


nicole.farber@puri.sm

christian.schilmoeller@puri.sm

Haptic Motor

PWM pins occupied:
 GPIO1_I001 - LCD Backlight
 GPIO1_I013 - LED
 GPIO1_I014 - Ethernet (CLK0_25MHz)
 GPIO1_I015 - CSI (CLK02)

PWM needed?
 Only needs to be toggled
 ON 1 sec, OFF 1 sec (0.5Hz)
 Can MUX as either
 GPIO or PWM2
 swapping with LED



When the motor is off
 both terminals are at GND

Motor will have wire leads
 with a 2-pin Molex or Boom Precision
 connector installed (by request)!
 Metal housing is floating
 (not connected to either pin)
 => could connect housing to GND

Cheaper Motor Connector:
https://lcsc.com/product-detail/1-25T-Connectors_1-25T-1-2AW_C10832.html

Motor Source:
https://www.alibaba.com/product-detail/Coin-motor-vibration-dc-motor-cellphone_1994583657.html?spm=a2700.8443308.0.0.5aa13e5f1wxHgs

Motor Datasheet:
<https://cloud.puri.sm/s/z8JR6DJ4KrJYzoW>

Motor PN:
 BY0820Z021L20

Haptic/Vibration Motor



Copyright 2018 GNU GPLv3

Sheet: /Haptic Motor/
 File: haptic.sch

Size: A4 Date: 2018-06-18

KiCad E.D.A. kicad 4.0.7

eric.kuzmenko@puri.sm

angus.ainstlie@puri.sm

nicole.farber@puri.sm

christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 24/24