


USB-C TCPC - Config Channel (CC) and PD Role Controller




"Under dead battery operation, PTN5110 applies voltage clamps to both CC pins so that the system may receive power as a Sink. To support platforms with buck-boost configuration, PTN5110 asserts EN_SNK1 pin based on validity of VBUS voltage (facilitates 5 V VBUS sinking)."

fast role swap is optional
PTN5110 8.1.4 leaves it floating (good)!




Unused
Open-drain output
tied with CHRG_INT
3V3_OUT
Read: 0xA5
Write: 0xA4
7-Bit Slave Address: 0x52
(1010 010x)

Initialize as the UFP (device)
read CC_STATUS to determine role
use Host Negotiation Protocol (HNP)
to become an DFP (host)
∴ USB ID is effectively unused
⇒ Legacy devices would "wait" for this
⇒ If CC initializes as UFP then no HNP needed

USB1_VBUS=5V when VBUS>4.31V



USB-C



USB Type C

Purism

Copyright 2018 GNU GPLv3

Sheet: /USB-C/
File: usb-c.sch

Size: A4
KiCad E.D.A. kicad 4.0.6

eric.kuzmenko@puri.sm
angus.ainstlie@puri.sm
nicole.farber@puri.sm
christian.schilmoeller@puri.sm

Rev: v0.1.0
Id: 2/24


3.3V/3A



1.8V/600mA



5.0V/3.8A



22.4V/40mA



2.8V/150mA



Power

Power

Purism

Copyright 2018 GNU GPLv3

Sheet: /Power/
File: power.sch

Size: A4 Date: 2018-06-18

KiCad E.D.A. kicad 4.0.6

eric.kuzmenko@puri.sm

angus.ainslie@puri.sm


nicole.farber@puri.sm

christian.schilmoeller@puri.sm


Rev: v0.1.0

Id: 4/24

Boot Config



BOOT_CFG04: 0 - 1-bit SD bus
1 - 4-bit SD bus (pull-up DATA1-3?)
BOOT_CFG05: 1 - 8-bit eMMC bus
0 - 1-bit eMMC bus







Note:
All switches' pins
can be swapped
e.g. 2<->3
or 1<->3
(+BOOT_MODE2)

2->1: eMMC 2->3: USB (Serial Downloader)	
BOOT_MODE[1:0]	Boot Type
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot
11	Reserved

Only eMMC

BOOT_CFG[14:12]		Boot device			
001		SD/eSD			
010		MMC/eMMC			
011		NAND			

Fuse	Config	Definition	GPIO ¹	Shipped value	Settings
BOOT_CFG[11:10]	OEM	USDHC port selection	Yes	00	00 - USDHC-1 01 - USDHC-2 10 - USDHC-3 else - reserved



Boot Configuration

Purism

Copyright 2018 GNU GPLv3

Sheet: /Boot Config/
File: boot.sch

Size: A4
KiCad E.D.A. kicad 4.0.6

eric.kuzmenko@puri.sm
angus.ainstlie@puri.sm
nicole.farber@puri.sm
christian.schilmoeller@puri.sm

Rev: v0.1.0
Id: 5/24

Real-Time Clock



Note:
Datasheet says slave address is 0xD0
with a R/W bit appended, since 0xD must
be 4-bits wide the actual 7-bit address is
0x68 (110 1000), and becomes 0xD0 during a
write operation (1101 0000)

Reference:
https://github.com/HIO-Project/linux-imx6-nano-imx_3.10.17_1.0.1_ga/blob/8848e94b2f889fe44f6736e2d4c98851a2282275/arch/arm/boot/dts/imx6qdl-mtp.dtsi#L351

RTC



Copyright 2018 GNU GPLv3

Sheet: /RTC/

File: rtc.sch

Size: A4

Date: 2018-06-18

KiCad E.D.A. kicad 4.0.6

Rev: v0.1.0

Id: 6/24

eric.kuzmenko@puri.sm

angus.ainslie@puri.sm

nicole.farber@puri.sm

christian.schilmoeller@puri.sm

3V3_OUT

C701
100nF

74LVC2G24

10F

VCC

1A

2OE

2A

1Y

6

4

2Y

3

R701
100k

3V3_OUT

GND

UART1_TXDD

UART1_RXDD

Accepts 3.3V or 5V Logic

J701

1

2

3

4


5

6

Debug_UART

TX<-TX

TX->RX



 Purism

eric.kuzmenko@puri.sm
angus.ainslie@puri.sm
nicole.farber@puri.sm
christian.schilmoeller@puri.sm

File: uart.sch

Rev: v0.1.0

Id: 7/24

JTAG



JTAG



Copyright 2018 GNU GPLv3

Sheet: /JTAG/

File: jtag.sch

Size: A4 Date: 2018-06-18

KiCad E.D.A. kicad 4.0.6

eric.kuzmenko@puri.sm

angus.ainstlie@puri.sm


nicole.farber@puri.sm

christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 8/24

USB Hub + SDIO Bridge



USB Hub + SDIO Bridge



Copyright 2018 GNU GPLv3

Sheet: /USB Hub + SDIO Bridge/

File: usb_hub_sdio.sch

Size: A4	Date: 2018-06-18
----------	------------------

KiCad E.D.A. kicad 4.0.6

eric.kuzmenko@puri.sm

angus.ainslie@puri.sm


nicole.ferber@puri.sm

christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 9/24

μ SD



uSD Card



Purism

Copyright 2018 GNU GPLv3

Sheet: /uSD Card/

File: sd.sch

eric.kuzmenko@puri.sm

angus.ainslie@puri.sm

nicole.faerber@puri.sm

christian.schilmoeller@puri.sm

Size: A4



Date: 2018-06-18

Rev: v0.1.0

Size: A4	Date: 2025-01-27
KiCad E.D.A.	kicad 4.0.6

Id: 10/24

MIPI



MIPI



Copyright 2018 GNU GPLv3

Sheet: /MIPI/
File: mipi.sch

Size: A4	Date: 2018-06-18	Rev: v0.1.0
KiCad E.D.A. kicad 4.0.6		Id: 11/24


eric.kuzmenko@puri.sm
angus.ainstlie@puri.sm
nicole.farber@puri.sm
christian.schilmoeller@puri.sm

LCD PN:
Shenzhen Jinghong Electronics Co., Ltd.
JH057N00900

7-bit Slave Address: 0x5D
(1011 101x)

Read: 0xBB
Write: 0xBA


Cap-Touch Controller IC PN:
Goodix GT5688




The upper 7 bits are the address,
and bit 0 is used to select read or write.
GT5688 has two slave device addresses to choose from:

Pin#	Definition
1	SCL
2	SDA
3	INT
4	RESET
5	VDD2.85
6	GND



Front:



Back:



Every time you power on or reset, you need to use the INT pin to set the I2C address:



MIPI DSI



Copyright 2018 GNU GPLv3

Sheet: /MIPI/DSI/

File: dsi.sch

Size: A4	Date: 2018-06-18
----------	------------------

Size: 711	Date:
KiCad E.D.A.	kicad 4.0.6

eric.kuzmenko@puri.sm

angus.ainslie@puri.sm

nicole.ferber@puri.sm


christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 12/24

Camera

Using Internal DVDD 1.5V Regulator:



2.7 POWER UP SEQUENCE


Based on the system power configuration (1.8V or 2.8V for I/O power, using external DVDD or internal DVDD, requiring access to the I2C during power up period or not), the power up sequence will differ. If 1.8V is used for I/O power, using the internal DVDD is preferred. If 2.8V is used for I/O power, due to a high voltage drop at the internal DVDD regulator, there is a potential heat issue. Hence, for a 2.8V power system, OmniVision recommends using an external DVDD source. Due to the higher power down current when using an external DVDD source, OmniVision strongly recommends cutting off all powers, including the external DVDD, when the sensor is not in use in the case of 2.8V I/O and external DVDD.

2.7.1 POWER UP WITH INTERNAL DVDD

For powering up with the internal DVDD and I2C access during the power ON period, the following conditions must occur:

1. when DOVDD and AVDD are turned ON, make sure DOVDD becomes stable before AVDD becomes stable
2. PWDN is active high with an asynchronous design (does not need clock)
3. PWDN pin tied to digital ground if it is not controlled.
4. if PWDN pin is controlled as below, for PWDN to go low, power must first become stable (AVDD to PWDN ≥ 5 ms)
5. RESETB is active low with an asynchronous design
6. master clock XVCLK should provide at least 1 ms before host accesses the sensor's registers
7. host can access I2C bus (if shared) during entire period. 20ms after RESETB goes high, host can access the sensor's registers to initialize sensor


figure 2-3 power up timing with internal DVDD



- note $t_0 \geq 0$ ms, delay from DOVDD stable to AVDD stable, it is recommended to power up AVDD shortly after DOVDD has been powered up
- $t_1 \geq 0$ ms, delay from XVCLK off to AVDD off
- $t_2 \geq 5$ ms, delay from AVDD stable to sensor power up stable, PWDN can be pulled low after this point. XVCLK can be turned on after power on
- $t_3 \geq 1$ ms, delay from sensor power up stable to RESETB pull up
- $t_4 \geq 20$ ms, delay from RESETB pull high to SCCB initialization
- $t_5 \geq 0$ ms, delay from AVDD off to DOVDD off
- $t_6 \geq 0$ ms, delay from RESETB pull low to AVDD off

5640_05_2.2

Note:
All switches' pins
can be swapped
e.g. 2<->3
or 1<->3
(+mic)



Camera PN:
Truly C08725-B5SA-E
7-bit Slave Address: 0x78
(1111 000x)
Read: 0xF1
Write 0xF0

OV5640 CMOS Image Sensor Datasheet:
https://cdn.sparkfun.com/datasheets/Sensors/LightImaging/OV5640_datasheet.pdf

MIPI CSI



Copyright 2018 GNU GPLv3

Sheet: /MIPI/CSI/

File: csi.sch

Size: A4

Date: 2018-06-18

KiCad E.D.A. kicad 4.0.6

Rev: v0.1.0

Id: 13/24


eric.kuzmenko@puri.sm

angus.ainslie@puri.sm


nicole.farber@puri.sm

christian.schilmoeller@puri.sm

Buttons & LED



Use PWM2_PWMSAR to set the compare value (duty cycle)
Use PWM2_PWMCR[15:4] to set the PRESCALER (frequency)
Use PWM2_PWMPR to set the top of the counter (frequency)



Buttons & LED



Copyright 2018 GNU GPLv3

Sheet: /Buttons & LED/
File: buttons_led.sch

Size: A4 Date: 2018-06-18

KiCad E.D.A. kicad 4.0.6

eric.kuzmenko@puri.sm

angus.ainslie@puri.sm

nicole.farber@puri.sm

christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 14/24

[illegible]

Even pins 40–48 are unused

	Pin	Port Config. ^{0,1}	Port Config. ^{1,2}	Port Config. ^{2,3}	Port Config. ^{3,4}
GPIO_0	40	GNSS_SCL	GNSS_SCL	SIM_DET2	HSIO_Data
GPIO_1	42	GNSS_SDA	GNSS_SDA	UIM_DTA2	HSIO_Strobe
GPIO_2	44	GNSS_IRQ	GNSS_IRQ	UIM_CLK2	IPC_0
GPIO_3	46	SYSLCK	GNSS_0	UIM_RST2	IPC_1
GPIO_4	48	TX_BLANKING	GNSS_1	UIM_PWR2	IPC_2
GPIO_5	20	AUDIO_0	AUDIO_0	RFU	Audio_0
GPIO_6	22	AUDIO_1	AUDIO_1	RFU	Audio_1
GPIO_7	24	AUDIO_2	AUDIO_2	RFU	IPC_3/Audio_2
GPIO_8	28	AUDIO_3	AUDIO_3	RFU	IPC_4/Audio_3
GPIO_9	10	LED#1	LED#1	DSB#1	IPC_5
GPIO_10	26	W_Disable2#	W_Disable2#	W_Disable2#	IPC_6
GPIO_11	23	Wake_On_WWAN	Wake_On_WWAN	Wake_On_WWAN	IPC_7
GPIO_12	25	DPR	DPR	DPR	IPC_8

Module Configuration Decodes					Port Configuration ²
CONFIG_0 (Pin 21)	CONFIG_1 (Pin 68)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 31)	Module Type and Main Host Interface ¹	
GNd	GNd	GNd	GNd	SSD - SATA	N/A
GNd	NC	GNd	GNd	SSD - PCIe	N/A
GNd	NC	NC	GNd	WWAN - PCle	1
GNd	GNd	GNd	NC	WWAN - USB 3.0	0
GNd	NC	GNd	NC	WWAN - USB 3.0	1
GNd	GNd	NC	NC	WWAN - USB 3.0	2
GNd	NC	NC	NC	WWAN - USB 3.0	3
NC	GNd	GNd	GNd	WWAN - SSIC	0
NC	NC	GNd	GNd	WWAN - SSIC	1
NC	NC	NC	GNd	WWAN - SSIC	2
NC	GNd	NC	GNd	WWAN - SSIC	3
NC	GNd	GNd	NC	WWAN - PCle	2
NC	NC	GNd	NC	WWAN - PCle	3
NC	GNd	NC	NC	RFU	N/A
NC	NC	NC	NC	No Module Present	N/A



Purism

eric.kuzmenko@puri.sm
angus.ainslie@puri.sm
nicole.faeber@puri.sm
christian.schilmoeller@puri.sm

Rev: v0.1.0
Id: 15/24

Audio

Reference:
http://www.52rd.com/S_txt/2011_3/TXT26685.htm
<http://www.sengpielaudio.com/calculator-transferfactor.htm>
<https://electronics.stackexchange.com/questions/31442/how-can-i-switch-this-audio-jack-using-its-own-mechanical-switches-without-cre>
 (Nit6 does the same)
 +Zener diode to protect against ranges outside of -0.9V to 3.3V

dB specs in datasheet is a unit of power gain (not dBu or VU) with respect to the DAC's unattenuated output

"HP Output - 62.5mW max, 1.02kHz sine into 16Ω load at 3.3 V"
 $\Rightarrow (1V)^2/(16\Omega)=62.5mW$
 $\therefore V_{rms}=1V \Rightarrow V_p(\text{amplitude})=1.414V$
 $\therefore I_{rms}(\text{max})=62.5mA$

If HP_DET is HIGH for >100ms then HPs are present

S/E button on earbud headsets shorts the mic for key function

Could use FSA8008 to detect mic



$Z(\text{hp}) \geq 16\Omega$

Pin 5 (tip switch) is NC, open when inserted
 If just headphones then HP_DET=HIGH, R(mic)=0
 may add ~220uF cap parallel to Zener

Ext-Mic enabled MIC_SEL=LOW
 Int-Mic enabled MIC_SEL=LOW
 Add TVS next to int-mic? (OpenMoko does this)
 $-37dB=14.1254mV/Pa$
 $\therefore \text{mic produces } 14.1254mV_{rms} \text{ when exposed to a } 1kHz \text{ tone of } 94dB-SPL \text{ at the capsule (or } 19.98mV \text{ amplitude)}$
 $\Rightarrow 40dB \text{ gain would produce } -2V \text{ amplitude (4Vpp, clipping)}$
 $30dB \text{ gain would produce } -0.632V \text{ amplitude (1.264Vpp)}$
 $38.33dB \text{ gain would yield } 3.3V_{pp}$

SW Mute Mic: MUTE_ADC=1

MIC_IN

MIC_BIAS

C1619

1uF

GND

C1620

100nF

GND

FB1608

BLM18KG601SZ1D

GND

C1622

270pF

GND

DPDT

SW1301B

DPDT with camera

5->4 = ON

5->6 = OFF

All switches' pins can be swapped

e.g. 5<->4

or 5<->6

(+camera)

LCR Measurements:

Earbud Microphone: @1kHz
 $L_s = 3.844mH$
 $L_p = 15.757H$
 $C_s = 6.583uF$
 $C_p = 1612.8pF$
 $R_s = 1.5465k\Omega$
 $R_p = 1.5478k\Omega$
 $\theta = -0.8deg$

Headset Speaker: @1kHz
 $L_s = 244.4uH$
 $L_p = 141.99mH$
 $C_s = 103.6uF$
 $C_p = 178.77nF$
 $R_s = 36.860\Omega$
 $R_p = 36.860\Omega$
 $\theta = -2.3deg$

Earbud Speaker: @1kHz
 $L_s = 25.2uH$
 $L_p = 311.0mH$
 $C_s = 1.0mF$
 $C_p = 81.95nF$
 $R_s = 17.0300\Omega$
 $R_p = 17.0340\Omega$
 $\theta = 0.5deg$

Audio

Purism

Copyright 2018 GNU GPLv3

Sheet: /Audio/
 File: audio.sch

Size: A4

KiCad E.D.A. kicad 4.0.6

Date: 2018-06-18

Rev: v0.1.0


Id: 16/24

eric.kuzmenko@puri.sm


angus.ainslie@puri.sm

nicole.farber@puri.sm


christian.schilmoeller@puri.sm




Built-In Speaker's Frequency Response:




Simulation of HP_DET @ 1kHz output without HP jack inserted:




Built-In Mic's Frequency Response:



transient simulation



RGMII 10/100/1000 Ethernet



Ethernet

Purism

Copyright 2018 GNU GPLv3

Sheet: /Ethernet/
File: ethernet.sch

Size: A4 Date: 2018-06-18
KiCad E.D.A. kicad 4.0.6

eric.kuzmenko@puri.sm

angus.ainslie@puri.sm

nicole.farber@puri.sm

christian.schilmoeller@puri.sm



Rev: v0.1.0

Id: 17/24

WLAN+BT M.2


RS9116 NC:
RTS, CTS, BT_HOST_WAKE

RS9116 datasheet says
no WIFI_WAKE
but the schematic has it





6.2 M.2 Signal Directions

UARTn_UFCR[DCEDTE]=0 on POR



TX output
RX input
CTS output
RTS input
⇒ TX→RX
RX→TX
CTS→CTS
RTS→RTS



WLAN+BT M.2

Purism

Copyright 2018 GNU GPLv3

Sheet: /WLAN+BT M.2/
File: wifi_bt_m2.sch

Size: A4 Date: 2018-06-18
KiCad E.D.A. kicad 4.0.6

eric.kuzmenko@puri.sm

angus.ainslie@puri.sm

nicole.farber@puri.sm

christian.schilmoeller@puri.sm



Rev: v0.1.0

Id: 18/24

TUSB1046 can be used for DP over USB-C

HDMI

Layout Note:
May need swap some signals
due to micro-HDMI pinout diff
depending on pin location/routing



HDMI



Copyright 2018 GNU GPLv3

Sheet: /HDMI/
File: hdmi.sch

Size: A4
KiCad E.D.A. kicad 4.0.6

Date: 2018-06-18

eric.kuzmenko@puri.sm

angus.ainstie@puri.sm

nicole.farber@puri.sm

christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 19/24

1

B



D

1

Table 19. Accelerometer and gyroscope SAD+Read/Write patterns


Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	110101	0	1	11010101 (D9h)
Write	110101	0	0	11010100 (D4h)
Read	110101	1	1	11010111 (D7h)
Write	110101	1	0	11010110 (D6h)

Table 20. Magnetic sensor SAD+Read/Write patterns

Command	SAD[6:2]	SAD[1] = SDO/SA1	SAD[0]	R/W	SAD+R/W
Read	00111	0	0	1	00111001 (39h)
Write	00111	0	0	0	00111000 (38h)
Read	00111	1	0	1	00111101 (3Dh)
Write	00111	1	0	0	00111100 (3Ch)

A horizontal number line with a single tick mark labeled '4' below it.

SPI NOR Flash



SPI NOR Flash



Copyright 2018 GNU GPLv3

Sheet: /SPI Flash/
File: flash.sch

Size: A4 Date: 2018-06-18

KiCad E.D.A. kicad 4.0.6

eric.kuzmenko@puri.sm

angus.ainstlie@puri.sm

nicole.farber@puri.sm

christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 21/24

[illegible]

Smart Card



Purism

christian.schilmoeller@puri.sm

Id: 22/24

The schematic diagram illustrates the electrical connections for the MAX-M8Q module. The module is represented by a central block with pins 1 through 18. The connections are as follows:

- Power and Backup:**
 - VCC (Pin 8):** Connected to a 3V3_P supply through a 100nF capacitor (C2301).
 - VCC_IO (Pin 7):** Connected to the same 3V3_P supply.
 - VCC_RF (Pin 14):** Connected to a 3.4dBic antenna through a matching circuit (L2302, C2306, C2307).
 - V_BACKUP (Pin 6):** Connected to a PWR_FLAG pin through a 10nF capacitor (C2302).
 - EXT_INT (Pin 5):** Connected to a 1nF capacitor (C2303).
 - RESET_N (Pin 9):** Connected to a 100pF capacitor (C2304).
- Reset and Control:**
 - RESET_N (Pin 1):** Connected to a 100nF capacitor (C2301).
 - RESET_N (Pin 12):** Connected to a 10nF capacitor (C2302).
 - SAFEBOOT/RESV (Pin 18):** Connected to a 10nF capacitor (C2303).
- Data and Timing:**
 - TXD (Pin 2):** Connected to a 10nF capacitor (C2302).
 - RXD (Pin 3):** Connected to a 1nF capacitor (C2303).
 - SDA (Pin 16):** Connected to a 10nF capacitor (C2302).
 - SCL (Pin 17):** Connected to a 1nF capacitor (C2303).
 - TIMEPULSE (Pin 4):** Connected to a 10nF capacitor (C2302).
- Antenna and Matching:**
 - VCC_RF (Pin 14):** Connected to a 3.4dBic antenna through a matching circuit (L2302, C2306, C2307).
 - Antenna Pin:** Connected to a 3.4dBic antenna.

The matching circuit is a pi-network consisting of two capacitors (C2306, C2307) and an inductor (L2302). The VCC_RF pin is also connected to a 33nH inductor (L2301) and a 22pF capacitor (C2305) to ground, with a note indicating it is used for active antenna or LNA.

https://www.u-blox.com/sites/default/files/MAX-M8_HardwareIntegrationManual_L%28UBX-13004876%29.pdf
https://www.u-blox.com/sites/default/files/MAX-8-M8-FW3_HardwareIntegrationManual_L%28UBX-15030059%29.pdf




Purism

Id: 23/24

Haptic Motor

PWM pins occupied:
 GPIO1_I001 - LCD Backlight
 GPIO1_I013 - LED
 GPIO1_I014 - Ethernet (CLKO_25MHz)
 GPIO1_I015 - CSI (CLKO2)

PWM needed?
 Only needs to be toggled
 ON 1 sec, OFF 1 sec (0.5Hz)
 Can MUX as either
 GPIO or PWM2
 swapping with LED



When the motor is off
 both terminals are at GND

Motor will have wire leads
 with a 2-pin Molex or Boom Precision
 connector installed (by request!)
 Metal housing is floating
 (not connected to either pin)
 => could connect housing to GND

Cap will reduce dV/dt
 effectively less EMI

Cheaper Motor Connector:
https://lcsc.com/product-detail/1-25T-Connectors_1-25T-1-2AW_C10832.html

Motor Source:
https://www.alibaba.com/product-detail/Coin-motor-vibration-dc-motor-cellphone_1994583657.html?spm=a2700.8443308.0.0.5aa13e5f1wxHgs

Motor Datasheet:
<https://cloud.puri.sm/s/z8JR6DJ4KrJYzoW>

Motor PN:
 BY0820Z021L20

Haptic/Vibration Motor



Copyright 2018 GNU GPLv3

Sheet: /Haptic Motor/
 File: haptic.sch

Size: A4 Date: 2018-06-18

KiCad E.D.A. kicad 4.0.6

eric.kuzmenko@puri.sm

angus.ainstlie@puri.sm

nicole.farber@puri.sm

christian.schilmoeller@puri.sm

Rev: v0.1.0

Id: 24/24