EE 3265 MICROPROCESSOR SYSTEMS

CONTENTS

		ı
1	INTRODUCTION	1
2	BASIC MICROPROCESSOR SYSTEM PRCHITECTURE	7
	2.1 MEMORY	2
	2.2 INPUT / OUTPUT	3
	2.3 THE CPU	3
3	COMPONENTS OF THE MICROPROCESSOR	4
	3.1 THE REGISTER	4
	3.2 THE BUS	6
	3.3 THE ALU	_
4	BASIC OPERATION OF THE MICROPROCESSOR	c
	4.1 INSTRUCTIONS AND DATA	C
	4.2 THE CONTROL LOCK	0
	4.3 INTERNAL STRUCTURE OF A SIMPLE MACHINE	U
	4.4 MICROPROCESSOR INSTRUCTIONS	1
	4.5 MICROCYCLES	1
5	MICROPROCESSOR INSTRUCTIONS	ϵ
	15.1 THE USE OF MINEMONICS	15
	5.2 TYPES OF INSTRUCTIONS	15
6	ADDRESSING MODES	18
	6.1 IMPLIED	15
	6.2 DIRECT (ABSOLUTE)	15
	6.3 Immediate	18
	6.4 INDIRECT	18
	65 INDRED	19
	6.6 AUTO INCREMENT/ DECREMENT INDEXED	t.
	67 RELATIVE	10
7	STACK STRUCTURE AND SUBROUTINES.	2
-	7.1 THE STACK	2
	1.2 SUBROUTINES	2
9	THE 8085 TNETRUCTION SET	2

9	ASSEMBLY LANGUAGE PROCRAMMING TECHNIQUES	23
	9.1 THE COST OF SOFTWARE (omitted-sec rote)	
	9.2 PROCRAM DEVELOPMENT TOOLS-THE ASSEMBLER	23
	9.3 NOTES ON ASSEMBLY LANGUAGE PROGRAMMING	25
10	MEMORY DEVICES	28
	10 1 TERMINOLOGY	28
	10.2 TYPES OF MEMORY	28
	10.3 MEMORY CONSTRUCTION	29
	10.4 TYPES OF STORAGE CELLS	3;
tI	PROGRAMMED I/O	36
	11.1 UNCONDITIONAL TRANSFER	38
	112 CONDITIONAL TRANSFER	33
12	ALGORITHMIC STATE MACHINES	39

A. UCT SABUS MONITOR V31

SYSTEM DESCRIPTION

HARDWARE

8085 CPU, 64 4 dynamic RAM, 2 sonal clannels, one 24 - line parallel port, user programmable times, up to 256 k Rom.

1.2 SOFTWARE

The 4K monitor (addresse FOCC-FFFF) provide public Co

- digitary monory (ASCII, how, disassamily)
- modely manay registe contents nove / fill manay blocks
- · accors I/O ports
- · set senal land rates
- · sel / clas breakpoints
- · single-step execution
- · communicate with POP 11/23
- · chaplay assemble: symbol table.

Monitor command orguments may be have numbers (4 digitomess) or symbol table symbol names preceded by colons.

2. COMMANDS.

B- SET/CLEAR OR DISPLAY UP TO 16 BREAKPOINTS B [< breakpoint #> [, < hp address >]] < CR> T- trace U- select land rate X- transparent area communication 5-suboutine oscente C - Copy memory block O-digitary memory area. G- execute I - mut data

F - Fill mamony G-execute I - yout data L - choosemble M-modify man. O-Good object P-port I/O file Register access

As a replacement for hard-wied logic, the microprocessor offers love: cost, fever convorants, and greater flinibility. The system designer requires both logic design and softwar expertise in order to achieve the optimum before between the

twe	Random Legic	Micropiocessor
Design	sperific	general
Emphasis	hardware	software
Package count	hugh	Con
Flexibility	Low	high
Redesign/modification	difficult	easy??
Circuitry	redesign always	alik
Speed	very fast	moderate.
•	· U	

Both have high development costs, but in volume production the lover component count of the necessarior como, into effect. In general per systems can be divided into the groups

HIGH PERFORMANCE SYSTEMS (COMPUTATION & DATA PROCESSING)

Respondence (ie speed and computational capabilities) is of island performance. Not possible to use random logic Catthagh limited use of random logic can impose performance), p. P. choice considerations include:

- · processor speed
- · instruction set (capabilities, flavility)
- " software development and delrigging aids available
- suptom interpring capability (money address range, DMA, etc.). Such system are normally produced in relatively small quantities and the software development costs are anomars, home prices are high.


LOW PERFORMANCE SYSTEMS (CONTROLLERS)

The pul replaces an equivalent random logu design. Performance generally not important; component cost must be Lept minimal (as generally high volume production) After requirements are small and thus not expenses. MP charie considerations

- · chy count and cost
- · external interpring capabilities (I/O lines, etc)
- · support components withded (times, serial I/o. etc.)
- · las power consumption

2. BASIC MICROPROCESSOR STSTEM ARCHITECTURE.

Fundamental architecture pollors a simple con Neumann closign



2.1 MEMORY

Normally a very large array of storage cells organised into words of a fixed width (number of brits). Memory sizes usually specified in units of 2"=1024, untila K, followed by the width, eg 2K+8 is 2048 bytes. The CPU uses memory to store both program and data (the only difference between these is content). Memory devices many be read only or read/vinte. They fell into two basic classes.

· Non-volatile - retains contents only while power is applied (RAM)

· Non-volatile - retains contents indepentely (eg ROM, EPROM).

Non-volatile read/unte devices are available (eg EEROM, electrically - erassable ROM).

2.2 INPUT / OUTPUT

Ilo locations (ports) are similar to memory, in that each port appears as a set of storage cells, normally of the same width as memory, and each port has a unique address, but while memory the contents of a port are usually accessible to an external system. Ilo provides the only means by which the operation of a system may be altered, or by which it may after another systems operation. Consequently, a MP system without I/O is useless.

2.3 THE CPU.

The control , large scale sequential circuit responsible for the co-ordination of the impormation flow within the system. The bring information which controls its operation is held in memory and the CPU must answer that the impormation is retrieved and used in an orderly and defined manner.

3. COMPONENTS OF THE MICROPROCESSOR.

In its simplest form a pil win large clocked sequential circuit. De can be seperated into a number of logically diviste items, discussed below:

3.1 THE REGISTER

Each register in made up of a number of flip-flow which can be latched. The CPU can move and manyulate the information held in registers. Register size is typically (time the) monory size up are 8-bit machine will typically have 8-and 16-bit registers.

a register will usually have some combinational logic associated with it to perform simple manipulations called micro-instructions or micro-operations. A single put instruction will cause a defined sequence of micro-ope to occur done common micro-ope are given below Normally a register will not perform all of these, but a suiset applicable to its purpose.

Joad register R
Clear R
Clear R
Complement R
Increment R
Shift R left
Shift R left
Shift R right
Senal Good R (left)
Senal load R (right)

MICRO-OPERATION. $R_i = I_i$ $R_i \leftarrow 0$ $R_i \leftarrow R_i$ $R \leftarrow R + I$ $R \leftarrow R - I$ $R_{i+1} \leftarrow R_i$, $R_0 \leftarrow 0$ $R_{i+1} \leftarrow R_i$, $R_0 \leftarrow I$ $R_{i+1} \leftarrow R_i$, $R_0 \leftarrow I$ $R_{i+1} \leftarrow R_i$, $R_0 \leftarrow I$

Some typical circuits to perform those perchans are given below, note that in reality, the desired furchors for any registe will be combined into one circuit.




Figure 3(s): Stiff LEFT/RI. II (one days)

Right

Left

Ri. Ri. Ri. Ri.

all like input and onlywh of the register are commoned logether in his state buffer, so that any register's inputs may be druen by any other registers outputs (see fig 3 (a) on p5).

All control lines to the register are latched so that they take effect in synchronism with the MP clock signal. All the registers in the MP, and thus all the information transfers and nanquelation, are synchronised to one mouter clock signal.

Eg to perform $A \leftarrow D$, the following nucre-one would be performed clock cycle 1: Enable D = 1 (enable D's outputs onto (cus) clock cycle 2: Load A = 1 (into the loss state and A) clock cycle 3: (comp A = 1) (complement A)

Enable D = 0 (chadle D's output)

The timing diagram for these is fig 5. Note that three

Figure 1: 90% STRUCTURE

County County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County

County


County

County

County

County


County



. clock eyels sere used to ochesic shat was (presumably) one instruction. If a number of naturations were being performed, the first instruction would probably be performed cluming the last clock eyels of the previous instruction to werease the speed of the MIP

33 THE ARITHMETIC/LOGIC UNIT.

The ALU is a complex, dedicated combinational circuit used within the CPU to perform legue and arithmetic operations on register contents.



The ALI ontputs, like register go through in state bythe before being connected to the line. The ALII is obviously much slower than a direct register operation, for this reason some registers will have circuity to respon the most request operation, the rest being done by the ALII.

Some typical ALM operations might be:

FUNCTION

Addition Y = A + B Y = A + (B + i)Figural AND

Figural OR

Figural XOR

Y = A + (B + i) Y = A + (B + i)


The internal certaint of a 4 - lit ALL is shown below

Y = A

Y = A +1


Complement A

Increment A



4 BASIC OPERATION OF THE MICROPROCESSOR.

4.1 INSTRUCTIONS AND DATA




The briany data from memory w applied to both the regrature and the control circuity, and w interpreted in different ways

- . We date applied to the control logic is interpreted as an instruction, and causes the recessary segmence of micro-ope to be performed
- the date in the register is manipulated and moved under control of the micro-ops.

Both instructions and data shore a common path to remay, the data has", whose width is the same as the memory width. There are thus 2° possible instructions, many of which will be illegal

42 THE CONTROL LOGIC.

This is a small sequential circuit, whose punches is to generate the control signals for the micro-operation. The impuls to the control scirculary circ the lits of the instruction to be executed; the lits of each particular instruction will thus cause the control circuity to cycle through a unique state sequence in order to generate the correct micro-operation to perform the instruction. This sequence is shown in a very broad form overleap.



The pist part of the maturation processing (PETEII) is done by mice - one generated by the control logic itself - this pist part is always performed, and the control logic always generales the same proposed to the felch cycle can thus be considered as the last pur proposed query possible instruction.

4.3 INTERNAL STRUCTURE OF A SIMPLE MACHINE (2014)

as register are not recessarily the same width, we assume that the bis is sufficiently unde to be able to transfer any register to any other register. Some of the registers have special functions

THE MEMORY ADDRESS REGISTER (MAR)

This is used to isolate memory from the internal less of the MP, and also to keep the memory address stable while data is read or written (this address is hooded by the CPU)

THE MEMORY DATA REGISTER (MDR)

This is a bi-directional register (is can be written to and read from both memory and CPU) used for temporary storage only; and never manipulated escapt by reads and writes.

The operate is placed in the IR during the FETCH cycle, and is thereafter used by the control legic to generate the 11-000


THE PROCERM COUNTER (PC)
Contains the address of the real matruction to be assecuted.

THE ACCUMULATOR (A)

This is the register on which most data manipulation occurs It drues one input of the ALU directly.

FIRE CONTROL REGISTER

Souded only by the control logic, this is used to provide the control signals to allow memory and IIO to be read/unition, synchronising data flow between memory & CPU.



THE DATA POINTER (DP)

Used to contain the address of any operand data required by the instruction. Nomally set yn during FETCH and used during EXECUTE, during while its contents are loooled into the MAR

THE STACK POINTER (SP)

Ledicated register used to point to the top of the system stack.

THE GENERAL REGISTERS (B, C, D, E)

General purpose working registers, the some width as the accumulator

We assume that the PC has auto-increment circuity, and the SP has auto-inc and dec circuity

4.4 MICROPROCESSOR INSTRUCTIONS.

INSTRUCTION FORMAT

tack instruction must require:

- . the operation to be performed (operate)
- . the source of the data item
- · the source of the second clata item, if applicable
- . the destination of the result
- . the location of the real instruction to be executed Haver, we need not explicitly code all this information of we assume instructions appear in memory sequentially and implicitly use internal registers. (typically the accumulator). When recessary, we can use multibyte instructions.

4.5 MICROCYCLES.

The execution of each instruction is made up of a number of smaller operations, in one or murrayeld, , each taking one clock cycle to perform, and representing one data transfer or register manipulation operation.

Memory accessed require more than one cycle - the address must first be placed in the MAR, which causes the appropriate memory word to be enabled and connected to the MOR, only after which a read or write can occur.

Each murorycle involving data transfer between internal register was the internal bus, and thus only one such murocycle can occur at a time. Register manipulations and memory accesses can occur at the same time, however

Eg ADD 2100, A assume speak to A2. Then the memory locations and the connection to the CPU appear as follows

n n+1 n+2	A2 CO	CPU MAR	_
7:05	Para aus	mor	_

Dypual murocycles:

CYCLE	MICRO- OPERATION	DESCRIPTION
	MAR - PC	Opende address into MAR
{ Za	Pc + Pc+1	PC points to 1st operand lyte
26	MOR - mem (MAR)	Put greade wite MOR
[3	IR + mor	Transfer opcode to IR
4	MAR - PC	Operand address into MAR
50	PC = PC+1	PC points to 2rd operand lyte
56	MDR -mem (MAR)	get 1st operand byte to MOR
6	DPCI) - MOR	Put nite LSByte of DP

7 mar = pe 2nd operand lyte address to MAR PC + PC+1 80 Point to reat opeode 86 moremem (mar) Get 2nd one and byte 9 DP(h) - mor Put into MSByk of DP 10 MAR - DP addres of operand data into MAR MOR - men (MAR) 11 get orwand data lyte tempR + mor Put into tempt of ALL A - A + temp R (13 add A and tempR using ALU.

Nota

- · Four machine cycles are used to perform this instructions, the first three being fetch cycles using the PC, which is automatically incremented by its own built in logic change the reat necoxycle.
- . Thirteen clock cycles are used
- · The first fetch (oncode fetch cycle) is the same for all instructions. Therapter any prother fetch cycles are dictated by the operate itself, which we now in the IR and influences the operation of the control logic.
- · The entire motruction is an instruction cycle

5 MICROPROCESSOR INSTRUCTIONS

CI THE USE OF MNEMONICS

Machine code mi mnemonia form is a coude language for representing machine instructions in a nove legible way.

5-2 TYPES OF INSTRUCTIONS

Instruction types fall into a number of categories

- . Kata manquilation instructions (eg arithmetic logic)
- · Lata transfer instructions
- · Program control matructions

521 DATA MANIPULATION INSTRUCTIONS.

These are performed by the ALLI, and affect the status flags (fly - flow) comprising the processor status word (PSW) of the CPU. The most common flags found are

- · Zero (z) (set of result is zero)
- · Sign (5) (a copy of the MSB of result)
- · Comy (CY) (set of MSB is comed out)
- · Ausuhang came (AC) (a 4-bit came flag for BCD anthretic).
 Overflow (V) (indicates a possible error caused by argined overflow)
- · Parity (P)

The control logic of the MP can prevent any of the flags from being affected by the ALU's operation

5.22 TRANSFER INSTRUCTIONS

These pall into three classes:

. memory transfer (actually mem-reg transfer)

. register transfer (reg-reg transfer)

- upuit/output (reg-port transfer)

523 PROGRAM MANIPULATION (CONTROL) INSTRUCTIONS

Dese are used to affect CPU operation rather than to process or transfer data. Conditional control transfer instructions enable decision making within the CPU.

324 EXAMPLE 8085 INSTRUCTIONS.

DATA MANIPULATION

ADD r add subtract add with carry sultract with carry sbb r between logical AND ANA liturae logical XOR XRA litura loqued OR ORA complement accumulator CMA rotate right circular RRC RAR cmp compare

TRANSFER

LDA addr load acc.

STA addr store acc.

MOV 11, 12 set 11 = 12

OUT port units acc. to port

IN port load acc. pom port

CONTROL

unconditional jump TMP addr JZ addr Sund of Bero JNZ addr Some is not done Tm addr jung of minus JP uddr Jump of who JC addr Juny of carry JNC addr Some of we cand jump of party and even TPE addr jump of party odd. JPO addr

6 ADDRESSING MODES.

61 IMPLIED (INHERENT) ADDRESSING.

The instruction itself implies the source and destination of the data; used for operations intenal to the processor. These are thus one word instructions, eq (8085)

CLC Clear comp lit (PSW implied)

MOV A, B (Usering intenal registers)

62 DIRECT (ABSOLUTE) ADDRESSING.

The actual memory address is specified. (long & slow). Some microprocession allow a direct page register used to specify the most significant word of the address, with the matriction providing the LSW (useful for eg sequential access). eg LOA 2000

63 IMMEDIATE ADDRESSING

The data is given explicitly by ADI 20 (A) = (A) + 20 (B) + 20 (B)

6.4 INDIRECT ADDRESSING

We specify the location of the address of the data. Inclusions

6.4.1 REGISTER INDIRECT

address of data contained in a register or register set.

eg mov A, m $(A) \leftarrow ((HL))$ ADD m $(A) \leftarrow (A) + ((HL))$

642 MEMORY INDIRECT (not supported by 8085)

address of memory cells containing address is given. Very slow but powerful.

65 INDEXED ADDRESSING. (not supported & 8085)

Oddress of data held in the index register, to which is added the contents of the offset register (2's comp offset) eq (6809) LDA D, X (A) \rightleftharpoons ((D)+(X)) Older microprocessors only allow constant offsets eq (6800) LOA 3, X (A) \rightleftharpoons ((X)+3)

6.6 AUTO INCREMENT / DECREMENT INDEXED ADDRESSING.

The is supported by the 8085 only with the stack points SP.

67 RELATIVE ADDRESSING

These are usually PC-relative 2's complement offsets, most synically used by branch instructions. Not supported by 8085.

7 STACK STRUCTURE AND SUBROUTINES.

71 THE STACK

This is an area of morony and acide by the programmer for temporary storage. The address of the top item of the stack is kept in a opened register, the Stack Painter. These is wally use post-increment / pre-decrement addressing, where the includering is done automatically. The 8085 always pushes / pops 16 lits at a time, eg: Push H pushes the HL register pair onto the stack.

POP D pops the DE register pair off the stack.

1 2 SUBROUTINES.

Subroutine call in 2085 are done with the CALL operation. When a call instruction is executed, the following sequence of event, taken place:

- . the address of the matruction pollowing the CALL (ce contents of PC) are pushed onto stack.
- . the PC subvoutine address

When a RET instruction is executed, PC + (SP)+

Stacking other data during subvoitines must be done with war, to prevent on attempt to RET to the wong address. The 8085 also supports conditional subvoitine calls, although their use a discouraged.

8. THE 8085 INSTRUCTION SET.

Personal	Description By		1	ថ្ងឺ៩	្ទិន	inseruction Code(1) Og Oy Ox Oy Oy Or		8	Cleckith	Macmanic	Description	-6	-	2 8	£ 2	1960	£ 2	8		Cheeter
MOVE, LOAD,	-		1							36	Call on parity even	-	-					0 1		= :
MOV:1-2	Move register to register	-	0	Ф	0	s ·	s,	, .			Carl on parity odd	-	-	_			-			=
MOV M		- :	- 0	- 0		v.	vo -	s c	. ,	#ETUNN	Co-Co-Co-Co-Co-Co-Co-Co-Co-Co-Co-Co-Co-C	-	-					_		9
MOV				0		-					Return on carry	-	_			_			-	. ~
2		-	-	-	0	-	-		2	RNC	Return on no carry	-	-		_		~	-		51.15
נאו	State register	0	0	0	0	0	0	_	6		Return on ceta						-			2 1
									,	Z 0	Return on no sero			, -						21.0
c ixi	Load immediare register of	-	•	-	>						Return on minus	-	-	-	_	_		-		~
+ R7	Load immediate register D	0	-	0	0	0	0	_	9	AP.	Return on parriy even	-	-	-					0 1	27 5
9	Paul M. & L.	0	-	-	0	-	0		9		Return on parriy odd	-	-	-	0					2
i i	pointer				•	•	,			RESIAN	Restaul	-	-	4	4	4	_	_	_	2
STAX B	Store A -ndirect 0	00	0 -	0 -	0 0				r., *-	INPUT/OUTPUT	U									
DAX D	Load A -ndured			. 0		, 0	_			×	Input	-	-	ò	-	-		_		9
LOAXO	Load A indirect				-	. 0	-				Gutavi	-	-	٥	-	0		_	_	9
STA		0		-	0	0	-			<u> </u>	AND DECREMENT	•	•	-			-	-		
10A		0 .	- '		- 1	0 1		٥,	2 5	N. S.	Decrement register								, -	
SHID				÷ =	÷ -	0 0			e y	N W	facrement memory		0	-	-	0		0		9
XCMG	Exchange D.S. E. H.S. L.	_	-		-	ci	-	_	-	DCP M	Degrament memory	6	0 0			0 0	- 0			모색
STACE OPE	Hegisters									0	registers	3	•	>	3	,	,			,
PUSH B	Push register Pair 8 &	-	6		¢	-	6	-	15	D XNI	Increment 0 & 6	0		0	-	0	0	_	_	9
O HSFH	C on stack Push register Pair D &	-	· ·	-	0	-	0		2	H X	ingrement X 5 L	0	0	-	0	0	0	_	_	•
	E on slack						,		,		superiba.	•	•	,						
PUSH #	Push register Pair H &	-	-	0	0	-	0	-	2	Nx SP	Decrement stack pointer	0 0	0		- 0	-	, 0			
WSH PSW	Push A and Flags	_	-	_	0	-	0	-	12	0CX 0	Decrement D.B.E.	0	0	0	-	-	0	_	_	
900	On Stack	-	0		0	0	o	-	9	5 5	Decrement H & L		0 9		۰,		9 5			e 4
	C off stack				,	•				200	pointer	٠.	•	٠.	-	-	,	-		
POP 0	Pop register Paid 0.5.	_	-	_	0	0	0	-	g.	904										
H 40%	Pop register Pan M &	_	-	-	0	0	÷	-	₽	, y00	Add register to A		0 0	0 0	9 0	0 -				
900	L off stack		-	-	-	-	e		ç	3	with carry		•	•	,		,		,	
MSn alla	Pop A and Plags off Stack		_		•	>	>		2	ADD M	Add memory to A		0	0 1		ο.				
хТН	Fachange top of	-	_	-	0	0	-	-	ě	ADC W	Add memory 10 A with Edity	-	₽	Ρ.	>	-	-	-		-
SPMC	M. & L. 10 stack pointer	_	-	_	_	0	0	-	•	10 7	Add immediate to A			9 0	0 0	0 -				~ r-
THOI										į	Will Carry		-	•	,					
de s	Jump unconditional							- 0	27.70	040 8	Add 8 & C 10 H & L	00		0 0	0 -		, 6			9 9
)MC	Jump on no carry	-	-	0	-	0	-	0	7-10	0A0 H	Add H & L 10 M S L		0	-	0	-	0		-	9
ŽŤ.	Jump on zero					0 0	٠.	0 0	2	DAD SP	Add stack pointer to	0	_	-	-	-	0	•		2
کلا مار	Jump on positive	-						- 0	1 2	SUBTRACT										
Ą	Jump on minus	-	-	-	_		-	0	01.72	SuB .	Subtract register			0	-	0	S	s	v	-
8 , 1	Jump on pacts even							0.5	2 2	885	Subfract register from	-	0	0	-	-	S	'n	и	-
į	* & Lig program	-	-					-	· 40		A 4417h 30410 w		•	•		4				
	counter									5 875	Suphast memory Ham A	-	F	•	-	0	-	-		-
3 8	Tall consorted to the Constitution of the Cons		-	-			-		*	SBB W	Subtract hembry home	•		2		-	-	-	0	۴.
:::	Call on carry	-	-	-			-			ij.	Subtract immediate		-	0	_	0	-	-	o	-
CNC	Caliform no carry		- •							ē	from A		-		-	-	-	-	es	-
2 2	Call on refero									ĝ	light A with Spirow			•		-	-	-	•	
8.3	Call on positive Call on minus					0 -	3 0	0 0	97.18	LOGICAL	And register with A		-		0	0	un.	м	śń	•
_																				
		á	Ĩ a	돌	ŧ.	3 2	į,	-	Checker	Magazdic	Description	В	- 5	12		• ^	4	_ 6	8	Cycles
XRA r	Exclusive Or register	-			0	-	5	2		RAL	Rotate & lett through	-			1		-	-	-	+
ORA c	Length A. Dr. register with A.	-	0	-		0	ų,	05	•	RA.	Rorate Aght through					_	-	-	-	•
CMP	Compare register with A	-	e		-	-	S.	in.			. Alama									
XRA W	And memory with A Exclusive Or memory		0 0			o -				CMA	Complement A		-			_		-	-	-
	e title	,		•						Sic	Set carry			٠,						
CAP M	Compare memory with A									DAA	Decimal adjust A						_	_	-	7
YM	And immediale with A	-	-	-	0				~ •	CONTROL										
Œ	Exclusive Or immediate	-	-	-	0	-	_	-		ω ê	Enable interrupts						- 0			→ →
e 5	Commediate with A					6 -			. ~	do.	No-operation					٠.		0 .		4 -
5_	4 (1.4									HE W SUBS	THE TRUCTIONS		0	-	_				-	•
ROTATE	Rotate A selt	0	-		O	0	-	_	7	RIM			0		_			0		-
RAC	Rotare & right	0		0		-	-	-	-	NIS.	Sei interrupt Mass.		0	0		_	-			-

REGISTER Fig. A4.5 8085A architecture and pin connections. DI WRITE IO PORT ADDRESS BUFFER PROGRAM COUNTER STACK POINTER Supplemental Suppl Fig. A4.6 8085A basic system timing. SE STALLING CONTROL 10 (READ) IPC + 1)_{th} INTER RETURN TRAF PC, (HIGH ORDER ADDRESS) TIMING AND CONTROL INTERRUPT CONTROL S, SerPETCH) READY Č 2 8 2 8 】 [章 MONER - - - 6ND

NOTES 1 DOD or SSS 8 DOD C, DOT O DID E DIX H 100 L, TO Memory 110 A 111.
2 Two possible cycle limes 161/2] indicate notivation cycles dependent on condition (1905).

9. ASSEMBLY LANGUAGE PROGRAMMING TECHNIQUES.

In order to minimise software costs (and these are for greater than hardware costs), we need programming techniques to mericase programmer effecting and program rehability.

92 PROCRAM DEVELOPMENT TOOLS - THE ASSEMBLER.

The assembler is a program to convert our mremone form programs into m/c. The assembles also provides some additional capabilities chaseworld below

4.2.1 THE USE OF LABELS

Jaleb can be used to keep track of addresses. In the 8085 assembler, labels may be up to 6 character long. eg LOOP: MOV A, M

922 THE USE OF SYMBOLS

Faleb can also be used as symbols for runlers, using the EQU directive Faleb and symbols make the program easier to read and thus easier to understand and maintain

LOOP EQU \$

mov A, m

The last two lines are equivalent to the label example; I in the predefied symbol representing the contents of the assemble's location counter.

9.23 THE USE OF EXPRESSIONS.

Of any place where a number is required, an asyrosocon may be used and the assembler will evaluate the expression and use the result eg START EQU 3000

MAXELT EQU 50

ELTSIZ EQU 10

924 ASSEMBLER DIRECTIVES.

Some of the most commonly used directions are

END EQU START + MAXELT * ELTSIZ

Associates the expression value on the RHS with the expression to the RHS with the expression to the RHS with the

ORG - ORIGIN ORG LEAPED ORG LEAPED Salve

Marks the and of the program

DB - DECLARE BITES [Liagnibel] DB Leaper list >

Put apariped data lyte into manay

ag DB 10, 20, 30

OW - DECLARE WORDS

Put specified words (16-lit) into manoy, with the bast significant bytes at the love addresses.

value to the location counter.

[Ksymbol7] DS Kexpr) This reserves an area of memory by adding the expression

93 NOTES ON ASSEMBLY LANGUAGE PROGRAMMING.

As assembly programs are usually long and observe, the programmer must make a special uffort to move resolubility. Broadly openhing, the legibility and rehability of a rogram will be greatly increased of attention is raid to the following aspects

- " program nodularly and structure
- · use of symbols
- · layout

931 MODULARITY

Programa should be hurarhically designed as a series of tasks and subtasks, with the fundamental (simplest) sublashes being single autroutines. The program can thus he considered as a tree, with each node having direct cricess only to its morediate children.

GENERAL RULES REGARDING SUBRULTINES.

- the length of a subvoutine o obviously dependent on the purction it performs assurely language SR's should be between about 5 \$ 50 instructions in length.
- · subsoutines should always end with a RET (don't was 8085 conditional notions)
- · substitutions should have only one enlypoint, the first instruction · subsoutine calls may be rested.

932 THE USE OF SYMBOLS.

Symbol rames should be recovered. Important program constants about always be represented by symbols. Our assembles program should also never specify any addresses explicitly. Buring and here lase capabilities are also neglet at time

9.3.3 LAYOUT

COMMENTS

a comment must convey, as consistly as posselle, the furchois of the instruction that are not immediately apparent, and must not carry any redundant impormation.

SYMBOLS

The clove of symbol name should convey as much information about its purchas as resouble, within the constraints of having to have the pist 6 characters unique. Names such as LCOPI LOOPZ, CKMOFG, etc. should be avoided.

HEADINGS

Each subvoitine must have a heading giving its name, expected inputs / outputs, registe preservation / destruction status, names of other subvoitines called, and a line purchased description. The program as a hole should have a heading indicating its purchase, name, programmers name, date, and a line description, as well us a list of any special hardware recurrents:

CRDERING OF INFORMATION

The program as a whole should be laid out as pollows :

2 - the equated symbols used, listed in order of loqueal groups (and alphabetically within these).

3 - the main program

4 - the major subscribes

5 - the remaining subvoitines in alphabetical order

6 - the canalles again placed in logical groups

7 - the programs stack space. The pist naturation of the main program must initialise the stack points to point to the top of this stack space.

10 MEMORY DEVICES

10.1 TERMINOLOGY

Bits are graped into words, which have unique addresses, encoded as briany patterns.

Monony organisation is expressed by (number of words) x (word length) seg: a 16 Klit device could be organised as 2 K × 8.

10.2 TYPES OF MEMORY

Manon devices can be categorised in a number of ways:

0.2.1 TECHNOLOGY - two major types

- (a) BIPOLAR manufactured using romal transisters; very fact, high power consumption, low density dervies.
- (6) MOS manufactured using MOSPETS; low power, high clanging; shower than BIPOLAR but this is changing.
- 0.2.2 ACCESS CAPABILITIES
 - W READ / WRITE (RAM, RWM)
 - (b) READ ONLY (ROM)
 - @ PROGRAMMABLE ROMS

10.2.3 VOLATILITY

- (a) NON-VOLATILE (ROMS & PROMS) retain chesi contents of power
- (b) VOLATILE (RAM) lose contents of noner is removed.
 - O STATIC (BIPOLAR OR MOS) Retain their data as long as power is maintained.
 - (i) Dynamic (Mos only) Retain their data for a short period (typically 2 msec); must be periodially refreshed.


10 2.4 Common MEMORY DEVICES

Cone	ORGANISATION	TYPE	SPEED
7489	16×4	BIROLAR STATIC RAM	36 ns
745287	256×4	BIPGUAR PROM	5000
6116	2K×8	CMOS STATIC RAM	150 ns
2764	8 K * 8	MOS EPROM	2000
6264	8 K *8	CMOS STATIC RAM	150 ns
4164	16K×1	MOS DINAMIC RAM	20005
41256	256k×1	MOS DYNAMIC RAM	150 ns.

10.3 MEMORY CONSTRUCTION.

a remay device is constructed from a large number of storage cells, each capable of holding one lit of data, connected in such a way that any cell or group of cells may be read or written individually be remarked there call as date send/write and assume that a cell can only be read or written to if the anable input is high.

We will use as an example a hypothetical 8 x 4 memory device, i.e. 8 words of 4 bits each. It is clear that such a device would have 3 address lines (23=8). In addition, the memory device has four data lines: when a particular word's address is placed on the three address lines, the contents of that word must appear on these four data lines (for a read access), or the data on the data lines must be written into the addressed word (for a write operation). The logical connection for this device would be:




The cells are connected in an 8 x 4 matrix. (We assume that the storage cells do not affect the data read/write signals if they are not enabled.) Each of the rows of 4 cells forms one word, and all the cells in one word are enabled by a common signal. The task of converting the binary encoded address on the three address lines to eight separate mutually-exclusive row-select lines is performed by a decoder. The truth table for this particular decoder is:

1	lnput	S				Out	puts				
A2	A 1	A 0	0	1	2	3	4	5	6	7	
O	0	0	1	0	0	0	0	0	0	0	
0	0	1	0	1	0	0	0	0	0	0	
0	1	O	0	0	1	0	0	0	0	0	
0	1	1	0	0	0	1	0	0	0	0	
1	0	0	0	0	0	0	1	0	0	0	
1	0	1	0	0	0	0	0	1	0	0	
1	1	0	0	0	0	0	0	0	1	0	
1	1	1	0	0	0	0	0	0	0	1	

Higher density memory devices:

The simple memory matrix scheme outlined above is not practical when higher-density devices are considered. A 1K x 4 memory device would require a decoder capable of converting 10 encoded address inputs (2^{10} = 1K) into 1024 separate row select signals. Clearly the logic required to perform this decoding would be prohibitively complex.


In order to produce the decoding requirements for these memory devices, therefore, a second type of device is used in addition to the decoder. This device is called the $\underline{\text{multiplexer}}$:




The multiplexer is simply an electronic switch which connects any one of the inputs to the single data read/write output. The input which is connected is selected by the address lines:

A2	A 1	Λ0	Result
0	0	0	Input number 0 is connected to the output
0	0	1	Input number 1 is connected to the output
0	1	0	Input number 2 is connected to the output
0	1	1	Input number 3 is connected to the output
1	0	0	Input number 4 is connected to the output
1	0	1	Input number 5 is connected to the output
1	1	0	Input number 6 is connected to the output
1	1	1	Input number 7 is connected to the output

Using the multiplexer, the decoding requirements can be considerably reduced. Using a 32×1 device as an example ($32 \text{ words} \approx > 5$ address inputs), the cell connection matrix (which would have to be 32 rows of 1 cell each using the simple decoding scheme illustrated earlier) would now become.



Each address selects an entire row of 8 cells; however, the multiplexer only connects the read/write output of one of the eight to the device's read/write data line. Thus 32×1 organisation is achieved from a 4×8 matrix, there will be considerable extra logic to control the operation of reading and writing to the cells. The block diagram of a 1×4 memory device is shown on the next page; note that the use of one 6-to-64 decoder and four 16 input multiplexers reduces the cell matrix to a square 64×64 bit matrix.



10.4 Types of storage cells:

We now look in some detail at different types of storage cells used in semiconductor memory devices.


10.4.1 Read/Write (RAM) storage cells

These are subdivided into two different types; the static and dynamic read/write σ ells.

a. The Static memory cell:

As mentioned earlier, all bipolar memory devices and some MOS memory devices use—static techniques. The following—description uses the MOS memory cell: however, the bipolar static memory cell is based on exactly the same principles.

The circuit diagram of the MOS static memory cell is as follows:




The storage cell is formed by transistors Q₁ to Q₄, Q₁ and Q₂ are permanently turned on and act as load resistors for Q₃ and Q₄. These transistors are cross-coupled to form a bistable, which can exist in one of two stable states. This is therefore the memory element. In the one state, Q₃ is on and Q₄ is off. Node 1 is therefore low and node 2 is high, and a 'l' is considered to be stored in the cell. In the other state, Q₃ is off and Q₄ is on. Node 1 is therefore high and node 2 is low, and a '0' is considered to be stored in the cell. Obviously the circuit will remain in either of these states indefinitely; hence the static nature of the cell.

In order to provide a means of <u>reading</u> the state of the cell (i.e. the stored bit value). Qs and Qs are provided. These transistors connect nodes 1 and 2 to the <u>sense lines</u>, which are connected similarly to all the other cells in the column. Qs and Qs are turned on the by <u>row-select</u> line: when the row select line is high, therefore, node 1 and 2 are connected to the sense lines and the state of the cell may be read by observing the state of the sense lines.

A similar process is followed to write to the cell. The row-select lines is again raised to turn Qs and Q6 on and connect node 1 and 2 to the sense lines. Now, however, instead of passively observing the state of these lines (as is done when reading the cell) the sense lines are forced into the desired state. Nodes 1 and 2 are therefore forcibly driven to the desired condition, and Q3 and Q4 are turned on or off accordingly. The cell is now in the desired state: the row-select line may now be lowered again and the new state will be retained.

The circuitry to achieve this reading and writing operation is shown in simplified form below. Notice that in practice it is only necessary to forcibly drive one sense line low when writing; the other sense line may be passively pulled up.



Note that the column select lines have been omitted for clarity.


b) The MOS Dynamic memory cell:

The basic storage element used in a dynamic memory cell is a capacitor. The logic level is remembered as follows:

Charged capacitor = '1' stored. Discharged capacitor = '0' stored.

The problem with this type of storage is that the charge on a capacitor will leak away and to a lesser extent, a discharged capacitor will charge. This means that for only a short time after a logic level, has been written into a dynamic cell, will it remain valid. If this type of cell is to be used as HWM then the capacitors must be refreshed regularly. Refreshing simply means that the capacitor is returned to its original completely charged or discharged state. Normally the time between refreshes is 2ms.

The basic dynamic cell is illustrated below:




Writing to the cell

This is a simple process. The capacitor is simply charged or discharged. As the cell is being rewritten, there is no need to determine the current contents of the cell.


Reading from the cell

The operation of reading from the cell is far more complex. The storage capacitor C_0 , which was initially charged to V(1) (if a '1' was to be stored) or V(0) (if a '0' was to be stored), may have, due to leakage currents, drifted from its original value.

The sensing/refreshing of the storage cell (i.e. the capacitor) is done using a sense amplifier. In the sense amplifier a third voltage level, one between V(1) and V(0), is used. These three voltages are illustrated below:




Note: The dynamic RAM cell uses only one MOS transistor.



SA = Sense amplifier

The circuit diagram for the sense amplifier is given below:



Sense amplifier read operation:

Step 1: Equalisation (precharge C1 and C2 to the same voltage)

Close Sp switches.

Step 2: Charge Co with Vref.

·Close Sr Open Sr

Step 3:


Open Sp Close Sa

Step 4:

Close Sr

10.4.2 Read-only storage cells

Read-only storage cells are much simpler than read/write cells because there is no need for the circuitry to support a writing operation. In fact, all ROM storage cells consist of a single transistors, as follows:



The various types of ROM and programmable ROM (PROM) differ only in the way in which the transistors are manufactured and connected.

a) Mask-programmed ROMS:

These are generally MOS devices. The matrix of transistors is laid out on the silicon wafer, and the row and column lines are laid on the surface. The actual aluminium tracks connecting the MOSFETs to the column sense lines, however, are left until last. The information that is to be written into the ROM is supplied by the


customer to the semiconductor manufacturer. When the connections between the transistors and the column sense lines are laid down, the appropriate ones are omitted so that some of the transistors remain unconnected. The chips are then packaged in the normal way

Because a new mask must be made for every new set of data to be programmed into the ROM, the initial costs of the mask-programmed devices are very high indeed. Thereafter the manufacturing process is completely standard, however, so the costs for very large numbers of mask-programmed ROMs become lower than those of any other form of ROM device.

b) Fusible-link PROMs:

These are ROM devices which may be programmed with information by the user after they have been manufactured. The transistors within the devices are connected to the column sense lines by silicon fuses on the surface of the chip:

The device is programmed by raising the supply voltage to a higher than normal level and turning the transistor on. The resulting high current through the transistor blows the fuse, thereby disconnecting the transistor and writing a 'l' into the cell.




Fusible-link ROM cell

This operation can obviously only be performed once.

c) Erasable PROMs (EPROMs of UVEPSOMs):

When developing software, the higher initial cost of mask-programmed ROMs and the once-only nature of fusible-link PROMs make them unsuitable for development work. For these purposes, the ultraviolet erasable PROM is used.

The transistors in an EPROM are always connected to the column sense lines: the information is stored by determining whether the transistor will turn on or not when the row select line is raised. This sort of transistor is obviously not a normal transistor; its physical structure is shown below:




FAMOS transistor

This is called a "Floating-gate Avalanche-injection MOS" transistor (FAMOS). It is just like a normal MOSFET except that it has an additional "floating gate", completely isolated on all sides by silicon dioxide. Normally the floating gate has no charge: the FAMOS transistor then behaves just like a normal MOSFET (i.e. a '0' is stored in the cell formed by the FAMOS transistor). In order to program a 'l' into the cell (i.c. effectively disconnect the transistor), a very large voltage (approximately 21 volts, but it differs for different types of EPROMS. The common voltages are: 25V, 21V and 12.5) is applied to the channel and a positive voltage applied to the gate. The resulting avalanche effect causes high-energy electrons attracted by the gate to overcome the insulating layer and move to the floating gate. When the high voltage is removed, the electrons do not have sufficient energy to return across the insulator and are trapped on the floating gate, which thus acquires an overall negative charge. This charge will be retained almost indefinitely because of the excellent insulating properties of silicon dioxide.

Because of the negatively charged floating gate, the application of positive voltage to the normal gate con no longer turn the transistor on and a 'l' has therefore been programmed into the cell.

In order to crase the cell (i.e. remove the trapped charge on the floating gate) the device is exposed to high-intensity ultraviolet light. The resulting photo-electric effect drives off the electrons from the gate and restores it to its original uncharged state.

The CPU much be able to communicate with penjoheral devices. The penjoherals may be controlled by the CPU directly, or may function independently and perform the I/O transfer autonomously.



a penjiheral I/O divise has three major sections:

- Enget / Output this is the section which actually connects
 the I/O pine of the device. Repending your the
 complexity of the registeral device, it, purchase may
 range from very simple (eg huffers or latches) to very
 complexe (- which case the CPU seldom has any
 direct access to the I/O section itself).
- · Control this contains the control logic for the I/O section, and responds to instructions from the CPU.
- Status this contains the logic used by the necroprocessor to determine the current state of the regularly device

Broadly speaking, all peoplerals may be categorised into one of the following four clauses

- Simple clarice - no control or status; only simple Ito section directly controlled by the CPU (eg to state luffer)

- Basic device these are devices having a control section but no status section since they control section may complex operations themselves. The control section merely modyles the operation of the I/O section in some way (ag converts it from injust to output, or causes it to lately date material of just passing it through). The CPU must still have direct access to the I/O section, since it performs nost of the processing and I/O operations (eg 8255A parallel peopleral integrue).
- · Moderately complex device has all three sections; I/O section can handle some operations by itself, and the CPU thus has only limited access to it (eg \$251A serial interpre).

 · Extremely complex devices the control section is as complex as the pil itself; they can perform very complex I/O operations by themselves, and the CPU need only casine commands to cause those to be performed. The CPU has no direct access to the I/O section (eg 2793 FDC)

Den the operation of the penjshead device is controlled by the CPU, the I/O information flow is called a programmed I/O transfer. Such an I/O is performed by the CPU using operations I/O instructions. These matrictions may be for

- · sending commands to devices
- · receiving the device status
- . Ilo of data to the device.

Two simple Eccliques to performing programmed I/O are discussed below.

11.1 UNCONDITIONAL TRANSFER.

In this method, the status of the regideral cleans is not tooked.

But the data is simply input or orificit.

Eg:

DATAOUT: MOV A, M; Betch the root light to be output.

OUT PORTA; Output the light.

INX H; Increment memory points.

DCR B; Learnent loop counter.

TNZ DATAOUT; Rejeat till prinched.

11.2 CONDITIONAL TRANSFER (also called POLLED I/O TRANSFER

Conditional transfer is used then the peripheral regimes a relatively large amount of time to respon the given I/O operation. The cour must post detarmine the device status, and wait until the device is ready, repeatedly theching the status (polling) &

NXTRYT IN STATUS

ANI 00000001B

mov

Am

NXTBYT

OUT PORTA

INX H

DCR B

JNZ NXTBIT


The time agent vaiting for the device to be ready can often be just to good use performing other tasks.

12 ALGORITHMIC STATE MACHINES

12.1 STATE MACHINE DESCRIPTION

and whose progression from one state to the next is clearly defined at all times a simple example is a bring counter; by prically have, we allow input, which can modify the behaviour of the machine

12.2 THE DESIGN OF SIMPLE STATE MACHINES.



What is meant by a state?

· a wrent in said to be in a cartain state while it remains in a paid, stable and unique condition. The careful remains in the cordition sor the state time during which time the outputs from the circuit are stable. At the end of the state time, the circuit performs a transition to another state or it may remain in the same state. The transition between states is assumed to be instantaneous.


NB It is impossible to establish the state of a circuit by observing the condition of the output signals.

The row represents one state in the som of a state diagram; each

state of the circuit is represented by a state box and the transitions

between the state by path lines. It is common to only list the outputs that are true in the output list . Each state box must have only one exit path, which must

Our example is:



LOGIC IMPLEMENTATION

We can implement using flip flows. The bring rembers on the RHS of the state loves noticales the internal state variables used. Simplest using D-FHs. Steps involved

- 1) how up a table indicating all possible state variable values, and output variables. Simply using Kanaugh mans etc., to determine relationship between output variables and state variables (in our eg O= C, R=B, S=A)
- 1 draw up a current state / real state table to determine the circuity attached to the D-inputs