


DATA REGISTERS



ADDRESS REGISTERS



USER STACK POINTER



PROGRAM COUNTER



User Programmer's Model



SUPERVISOR STACK POINTER.

Supervisor Programmer's Model (Supplement)

I INTRODUCTION

The M68000 16/32-bit processor was introduced by Motorola in 1979. It has a 16-bit data bus and 24-bit address bus, allowing direct access of 16 Mb of memory. Other processors in the family are:

M68008 - identical to program, this has a 8-bit data bus and 20-bit (1Mb) address bus.

M68010 - M68000 with virtual machine feature.

M68020 - M6800 with 32-bit data and address (4Gb) buses.


2 PROGRAMMER'S MODEL

The M68000 executes instructions in one of two modes - user mode or supervisor mode. The supervisor mode allows some additional instructions and privileges and is intended for use by the OS and other system software. The user programmer's model is shown opposite.

There are 16 32-bit general purpose registers (D0-D7, A0-A7), a 32-bit program counter, and an 8-bit condition code register. The data registers can be used for byte (8-bit), word (16-bit), and long word (32-bit) operands. The address registers (A0-A7) may be used as software stack pointers and base address registers, as well as word and long word operands. All of these 16 registers may be used as index registers. The supervisor model includes a high-order byte of the status register and the supervisor stack pointer.

The status register contains the interrupt mask (eight levels) as well as the condition codes: overflow (V), zero (Z), negative (N), carry (C) and extend (X).

Additional status bits indicate that the processor is in trace (T) mode and/or in a supervisor (S) state.



Five basic data types are supported, being:

- bits
- BCD digits (4 bits)
- bytes (8 bits)
- words (16 bits)
- long words (32 bits)

In addition, operations on other data types such as memory addresses, status word data, etc., are provided for in the instruction set.

There are 14 addressing modes of six basic types:

- register direct (data/addr reg direct) as, ds
- register indirect (data @ reg, postinc, predec, offset, indirect offset) as, ds
- absolute (short/long) .w .l .w .l .l
- immediate (const, quick) #data
- program counter relative (ffrel, index ffrel) pc@(ld, R0:5)
- implied (sp, cc, pc, stackp)

Included in the register indirect addressing modes is the capability to do post-increasng, predecrementing, offsetting.

and indexing. Program counter relative addressing can also be modified by indexing and offsetting.

3 ADDRESSING MODES.

3.1 REGISTER DIRECT ADDRESSING

(a) DATA REGISTER DIRECT

AS SYNTAX : d_n

Effective address $EA = D_n$

(b) ADDRESS REGISTER DIRECT

AS SYNTAX : a_n

$EA = A_n$

3.2 ABSOLUTE DATA ADDRESSING

(a) ABSOLUTE SHORT

AS SYNTAX : $\underline{\underline{xxx}}.w$

$EA = \text{(next word)}$

(b) ABSOLUTE LONG

AS SYNTAX : $\underline{\underline{\underline{xxx}}}.l$

$EA = \text{(next two words)}$

3.3 PROGRAM COUNTER RELATIVE ADDRESSING

(a) RELATIVE WITH OFFSET

AS SYNTAX : $pc @ (d_{16})$

$EA = (PC) + d_{16}$

(b) RELATIVE WITH INDEX & OFFSET

AS SYNTAX : $pc @ (d_8, R_x : w)$

$EA = (PC) + (X_n) + d_8$

④

3.4

REGISTER INDIRECT ADDRESSING

(a) REGISTER INDIRECT

$$EA = (A_n)$$

AS SYNTAX:

 $a_n @$

(b) POSTINCREMENT REGISTER INDIRECT

$$EA = (A_n), A_n \leftarrow A_n + N^*$$

AS SYNTAX: $a_n @ +$

(c) PREDECREMENT REGISTER INDIRECT

$$A_n \leftarrow A_n - N^*, EA = (A_n)$$

AS SYNTAX: $a_n @ -$

(d) REGISTER INDIRECT WITH OFFSET

$$EA = (A_n) + d_{16}$$

AS SYNTAX: $a_n @ (d_{16})$

(e) INDEXED REGISTER INDIRECT WITH OFFSET

$$EA = (A_n) + (X_n) + d_8$$

AS SYNTAX: $a_n @ (d_8, R_x : i)$ 3.5 IMMEDIATE DATA ADDRESSING

(a) IMMEDIATE

$$DATA = next\ word(s)$$

AS SYNTAX: $\# data$

(b) QUICK IMMEDIATE

INHERENT DATA

AS SYNTAX:

3.6 IMPLIED ADDRESSINGAS SYNTAX: SP, PC, CC, SR, USP IMPLIED REGISTER: $EA = SR, USP, SSP, PC, VBR, SFC, DFC$

*

See § 3.7

3.7

SYMBOLS USED

EA = effective address

An = address register

Dn = data register

Xn = address or data register used as index register

SR = status register

PC = program counter

() = contents of

ds = 8-bit offset (displacement)

di₁₆ = 16-bit offset

N = 1 for byte ops, 2 for word ops, 4 for long word ops,
unless An is the stack pointer and the operand
size is byte, in which case N=2 to keep the stack
pointer on a word boundary.

4 INSTRUCTIONS.

The instruction set is summarised overleaf. The status columns indicate the effect on the CCR. Symbols used are:

U - undefined

* - set according to condition occurring

X,N,Z,V,C - set the same as the specified flag (eg for ABCD,
the X-bit is set the same as the carry bit)

- not affected.

. - cleared if condition does not hold, else unchanged

0 - always cleared

1 - always set

TYPE	VARIATION	DESCRIPTION	OPERAND TYPES		STATUS			
			1st	2nd	X	N	Z	V
-	ABCD	Add decimal with extend	Dy -(Ay)	Dx -(Ax)	C	U	U	*
ADD	ADD	Add	ceas	Dn	C	*	*	*
	ADDA	Add address	ceas	An	-	-	-	-
	ADDC	Add quick	#cds	ceas	C	*	*	*
	ADDI	Add immediate	#cds	ceas	C	*	*	*
	ADDX	Add with extend	Dy -(Ay)	Dx -(Ax)	C	*	*	*
AND	AND	Logical and	ceas	Dn	-	*	*	0
	ANDI	And immediate	#cds	ceas	-	*	*	0
	ANDI to CCR	And immediate to CCR	#xxx	CCR				
Privileged	ANDI to SR	And immediate to SR	#xxx	SR				
-	ASL	Arithmetic shift left	Dz	Dy	*			
-	ASR	Arithmetic shift right	#cds	Dy				
-	BCC	Branch on condition cc	clabels		-	-	-	-
-	BCHG	Bit test and change	Dn	ceas	-	-	-	-
-	BCLR	Bit test and clear	#cds	Dn	-	-	-	-
-	BRA	Branch always	clabels		-	-	-	-
-	BSET	Bit test and set	Dn	#cds, ceas	-	-	-	-
-	BSR	Branch to subroutine	clahds		-	-	-	-
-	BTST	Bit test	Dn	#cds, ceas	-	-	-	-
-	CHK	Check register against bounds	ceas	Dn	-	U	U	U
-	CLR	Clear operand	ceas		-	0	1	0
CMP	CMP	Compare	ceas	Dn	-	*	*	*
	CMPA	Compare address	ceas	An	-	*	*	*
	CMPM	Compare memory	(Ay) + (Ax)		-	*	*	*
	CMPI	Compare immediate	#cds	ceas	-	*	*	*
-	DBcc	Decrement and branch conditionally	Dn	clabels	-	-	-	-
-	DIVS	Signed divide	ceas	Dn	-	*	*	0
-	DIVU	Unsigned divide	ceas	Dn	-	*	*	0
EOR	EOR	Exclusive or	Dn	ceas	-	*	0	0
	EORI	Exclusive or immediate	#cds	ceas	-	*	0	0

SIZE

NOTES

AS OPCODES

b	$(\text{Source})_{10} + (\text{Destination})_{10} \rightarrow \text{Destination}$	abcd
bwl	$(\text{source}) + (\text{Destination}) \rightarrow \text{Destination}$	addb, addw, addl
wl	$(\text{source}) + (\text{Destination}) \rightarrow \text{Destination}$	addw, addl
bwl	Immediate data + (Destination) $\rightarrow \text{Destination}$	addqb, w, l
bwl	Immediate data + (Destination) $\rightarrow \text{Destination}$	addb, w, l
bwl	$(\text{source}) + (\text{Destination}) + X \rightarrow \text{Destination}$	addxb, w, l
bwl	$(\text{source}) \wedge (\text{Destination}) \rightarrow \text{Destination}$	andb, andw, andl
bwl	Immediate data \wedge (Destination) $\rightarrow \text{Destination}$	andb, w, l
b	$(\text{source}) \wedge CCR \rightarrow CCR$	
w	If supervisor, then $(\text{source}) \wedge SR \rightarrow SR$, else TRAP	
bwl	$\} (\text{destination}) \text{ shifted by } (\text{count}) \rightarrow \text{dest}$	asl b, aslw, asl l
bwl	$\} N = \text{most sig bit}; CX \text{ set according to last bit shifted}$	
bwl	$\} Vac if msb changed any time during shift, else cleared$	asrb, asrw, asrl
bw	If (true) then $PC + d \rightarrow PC$	bcc, becs
b1	$\sim (\text{bit number}) \text{ OF destination} \rightarrow (\text{bit number}) \text{ OF dest.}$	beqg
b1	$\sim (\text{bit number}) \text{ OF dest} \rightarrow Z$	beqr
b1	$0 \rightarrow (\text{bit number}) \text{ OF dest}$	bra, bras
bw	$PC + d \rightarrow PC$	bset
b1	$\sim (\text{bit no.}) \text{ of destination} \rightarrow Z$	bsr, bsrs
w	$\sim (\text{bit no.}) \text{ of destination} \rightarrow Z$	btst
w	If $D_n \stackrel{N=1}{<} 0$ or $D_n \stackrel{N>0}{>} EA$ then TRAP	chk
bwl	$0 \rightarrow \text{destination}$	clrb, clrw, clrl
bwl	$(\text{Destination}) - (\text{source})$	cmpb, cmpw, cmpl
wl	$(\text{destination}) - (\text{source})$	cmpw, cmpl
bwl	$(\text{destination}) - \text{immediate data}$	cmpmb, w, l
w	If false then $D_n - 1 \rightarrow D_n$	cmpb, w, l
w	If $D_n \neq 1$ then $PC + d \rightarrow PC$ else $PC + 2 \rightarrow PC$	dbcc
w	$(\text{destination}) / (\text{source}) \rightarrow (\text{destination})$	divs
w	$(\text{destination}) / (\text{source}) \rightarrow (\text{destination})$	divu
bwl	$(\text{source}) \oplus (\text{destination}) \rightarrow \text{destination}$	eorb, eorw, eorl
bwl	Immediate data \oplus (destination) $\rightarrow \text{destination}$	eorb, w, l

TYPE	VARIATION	DESCRIPTION	OPERAND TYPES		STATUS			
			1st	2nd	X	N	Z	V
contd								
EOR	EORI to CCR	Exclusive or immediate to CCR	#xxx	CCR				
Privileged	EORI to SR	Exclusive or immediate to SR	#xxx	SR				
-	EXG	Exchange registers	Rx	Ry	-	-	-	-
-	EXT	Sign extend	Dn	-	*	*	0	0
-	JMP	Jump	Lea>	-	-	-	-	-
-	JSR	Jump to subroutine	Lea>	-	-	-	-	-
-	LEA	Load effective address	Lea>	An	-	-	-	-
-	LINK	Link and allocate	An	#K0>	-	-	-	-
-	LSL	Logical shift	Dx	Dy	*	*	0	
-	LSR		#cd>	Dy	*	*	0	
MOVE	MOVE	Move data	Lea>	Lea>	-	*	*	0 0
	MOVEA	Move address	Lea>	An	-	-	-	-
Privileged	MOVEC	Move control register	Rc	Rn	-	-	-	-
	MOVEM	Move multiple registers	Rn	Rc	-	-	-	-
	MOVEP	Move peripheral data	Lea>	clsr>	-	-	-	-
	MOVEQ	Move quick	clsr>	Lea>	-	-	-	-
Privilege	MOVES	Move to/from address space	Dx	d(Ay)	-	-	-	-
	MOVE from SR	Move from status register	d(Ay)	Dx	-	*	*	0 0
Privileged	MOVE to SR	Move to status register	SR	Lea>	-	-	-	-
	MOVE from CCR	Move from condition code reg.	CCR	Lea>	-	-	-	-
	MOVE to CCR	Move to condition code reg	Lea>	CCR	-	-	-	-
Privileged	MOVE USP	Move user stack pointer	USP	An	-	-	-	-
-	MULS	Signed multiply	Lea>	Dn	-	*	*	0 0
-	MULU	Unsigned multiply	Lea>	Dn	-	*	*	0 0
-	NBCD	Negate decimal with extend	Lea>	C U	0	U	*	
NEG	NEG	Negate	Lea>	C	+	*	2	*
	NEGX	Negate with extend	Lea>	C	+	*	+	*
-	NOP	No operation	-	-	-	-	-	-
	NOT	Logical complement	Lea>	-	*	*	0	0

b	$(\text{source}) \oplus \text{CCR} \rightarrow \text{CCR}$	
w	If superior than $(\text{source}) \oplus \text{SR} \rightarrow \text{SR}$ else TRAP	
l	$R_x \leftrightarrow R_y$	exg
wl	(dest) sign extended \rightarrow dest (byte \rightarrow word, or word \rightarrow long word). destination \rightarrow PC.	extw, l
-	PC $\rightarrow -(\text{SP})$, destination \rightarrow PC	jmp
l	destination $\rightarrow A_n$	jsr
-	$A_n \rightarrow -(\text{SP})$, $\text{SP} \rightarrow A_n$; $\text{SP} + D \rightarrow \text{SP}$	lea
bwl	(destination) shifted by (count) \rightarrow destination	lsl b,w,l
bwl	\times matches last bit shifted out. If count = 0, C cleared, X unaffected.	lsrb,w,l
bwl	(source) \rightarrow destination	movb,l,w
wl	(source) \rightarrow destination	movw,l
l	If superior than $R_c \leftrightarrow R_n$ else TRAP	
wl	Register \rightarrow destination, or (source) \rightarrow registers	movemw,l
wl	(source) \rightarrow destination	movepw,l
l	immediate data \rightarrow destination	moveq
bwl	If superior than $R_n \rightarrow \text{dest (DFC)}$ source(SFC) $\rightarrow R_n$ else TRAP	
w	SR \rightarrow destination	
w	If superior, then (source) \rightarrow SR else TRAP	
w	CCR \rightarrow destination	
w	(source) \rightarrow CCR	
l	If superior, then $A_n \leftarrow \text{USP}$ else TRAP	
w	$\{($ source $) \times (\text{destination}) \rightarrow \text{destination}$	
w		
b	$-(\text{destination})_x - x \rightarrow \text{destination}$	
bwl	$-(\text{destination}) \rightarrow \text{destination}$	
bwl	$-(\text{destination}) - x \rightarrow \text{destination}$	
-	None.	nop
bwl	$\sim (\text{destination}) \rightarrow \text{destination}$	notb,w,l

TYPE	VARIATION	DESCRIPTION	OPERAND TYPES		STATUS				
			1st	2nd	X	N	Z	V	C
OR	OR	Inclusive logical OR	ceas	Dn	-	*	+	00	
	ORI	Inclusive OR immediate	Dn	#cods	-	*	+	00	
	ORI to CCR	" " to condition codes	#cods	ceas	-	*	+	00	
Privileged	ORI to SR	" " " to status register	#xxx	CCR	-				
-	PEA	Push effective address	ceas		-	-	-	-	-
Privileged	RESET	Reset external devices	-	-	-	-	-	-	-
	ROL	} Rotate without extend	Dox	Dy	-	*	*	0	
	ROR		#cods	Dy	-	*	*	0	
	ROXL		ceas		-	*	*	0	
	ROXR	} Rotate with extend	Dx	Dy	*	*	0		
	RTD		#cods	Dy	-	*	*	0	
Privileged	RTE		ceas		-	-	-	-	-
	RTS	Return from subroutine	-	-	-	-	-	-	-
	SBCD	Subtract decimal with extend	Dx	Dy	C	U	•	U*	
	SCC	Set according to condition	-	(Ay)	-	(Az)	-	-	-
	STOP	Load status register and stop	#xxx	ceas	-	-	-	-	-
SUB	SUB	Subtract binary	Dn	ceas	C	*	*	*	*
	SUBA	Subtract address	Dn	ceas	-	-	-	-	-
	SUBI	Subtract immediate	ceas	An	-	-	-	-	-
	SUBQ	Subtract quick	#cods	ceas	C	*	*	*	*
	SUBX	Subtract with extend	Dy	Dx	C	*	*	*	*
-	SWAP	Swap register halves	-	(Ay)	-	(Az)	-	-	-
	TAS	Test and set	Dn		-	*	*	00	
	TRAP	Trap	ceas		-	-	-	-	-
	TRAPV	Trap on overflow	#cvd		-	-	-	-	-
	TST	Test	ceas		-	*	*	00	
	UNLK	Unlink	An		-	-	-	-	-
	RTR	Return and restore condition codes	-	-	-	-	-	-	-

bwl	(source) \vee (destination) \rightarrow destination	or b,w,l
bwl	data \vee (destination) \rightarrow destination	orb,w,l
b	(source) \vee CCR \rightarrow CCR	
w	If supervisor then (source) VSR \rightarrow SR else TRAP	
l	destination \rightarrow -(sp)	pea
-	If supervisor then assert RESET line else TRAP	reset
bwl	(destination) rotated by (count) \rightarrow destination	rol b,w,l
bwl	C set according to last bit shifted out, clear for count of 0.	ror b,w,l
bwl	(destination) rotated by (count) \rightarrow destination	rox b,w,l
bwl	X set to last bit shifted out. Count of 0 clears C, does not affect X	rxr b,w,l
-	(sp)+ \rightarrow PC ; SP+d \rightarrow SP	
-	If supervisor then (sp)+ \rightarrow SR ; (sp)+ \rightarrow PC else trap (see RTR)	rte
-	(sp)+ \rightarrow PC	rts
b	(destination) ₁₀ - (source) ₁₀ - x \rightarrow destination	sbcd
b	If condition then 1's \rightarrow destination else 0's \rightarrow destination	sec
-	If supervisor then data \rightarrow SR ; STOP else TRAP	stop
bwl	(destination) - (source) \rightarrow destination	sub b,w,l
wl	(destination) - (source) \rightarrow destination	sub w,l
bwl	(destination) - data \rightarrow destination	sub b,w,l
bwl	(destination) - data \rightarrow destination	subq b,w,l
bwl	(destination) - (source) - x \rightarrow destination	subx b,w,l
w	Register [31:16] \leftrightarrow Register [15:0]	swap
b	(destination) tested \rightarrow cc(n,z) ; 1 \rightarrow destination [7]	tas
-	PC \rightarrow -(SSP) ; SR \rightarrow -(SSP) ; (vector) \rightarrow PC	trap
-	If V then TRAP	trapv
bwl	(destination) tested \rightarrow cc(n,z)	tst b,w,l
-	An \rightarrow SP ; -(SP)+ \rightarrow An	unk
-	(SP)+ \rightarrow CC ; (SP)+ \rightarrow PC	rtr

(17)

5 CONDITION CODES.

MNEMONIC	CONDITION	DETERMINED BY
CC	carry clear	C
CS	carry set	C
EQ	equal	Z
GE	\geq	$N \cdot V + \bar{N} \cdot \bar{V}$
GT	$>$	$N \cdot V \cdot \bar{Z} + \bar{N} \cdot \bar{V} \cdot \bar{Z}$
HI	high	$\bar{Z} \cdot \bar{Z}$
LE	\leq	$Z + N \cdot \bar{V} + \bar{N} \cdot V$
LS	low or same	$C + Z$
LT	$<$	$N \cdot \bar{V} + \bar{N} \cdot V$
MI	$\leq 0 ?$	N
NE	\neq	\bar{Z}
PL	$\geq 0 ?$	\bar{N}
VC	overflow clear	V
VS	overflow set	V
T F	true/false	always true/false

6 HIGH - LEVEL CODE IMPLEMENTATION.

6.1 FOR LOOPS.

We wish to implement a loop of the form:

```


        m DOWNTO N STEP -1
FOR I = N TO m STEP 1 DO
    BEGIN
        statements
    END.

```

This can be implemented very easily

6.2 IF - THEN - ELSE STRUCTURES

By structuring these as follows :



Where blue lines represent sequential processing and the green lines jumps, these are easily done.

6.3 CASE STATEMENTS

Consider the simple type :

CASE I OF

1 : statements - 1
2 : statements - 2
etc.

this can be : movl I, d0
addl L1, d0
bra d0@

L1 : statement - 1
L2 : statement - 2
etc.

7. GENERAL

7.1 SOFTWARE DEVELOPMENT

As many instructions have multiple operand types, this greatly reduces the number of mnemonics as well as making the processor more flexible, powerful and consistent.

Addressing modes too are simple yet efficient. Consistency is maintained as any of the address or data registers can be used as an index register, while any address register can be used as a stack pointer.

The m68000 also allows structured modular programming as it allows code to be written in reentrant modules with easy parameter transfer, using LNK and UNLK, movem. The PEA, LEA instructions, TRAP vectors and flexible return instructions also encourage structured programming.

Hardware traps have been provided to detect the following error conditions:

- word access with an odd address
- illegal instructions
- unimplemented instructions
- illegal memory access (bus error)
- divide by zero
- overflow condition code (called by TRAPV)
- register out of bounds (called by CHK)
- spurious interrupt

Additionally the sixteen software TRAP instructions may be utilised by the programmer to provide application-oriented error detection or correction routines.

Finally, the m68000 includes a single-step trace mode, calling a trap after each instruction is executed. The user / supervisor states provide added memory and hardware protection.

7.2 DATA ORGANISATION

7.2.1 REGISTER ORGANISATION *

(a) DATA REGISTERS

Each 32-bit data register can support data operands of 1, 8, 16 or 32-bits. Byte operands occupy the low-order 8 bits, word operands the low-order 16-bits, and long-words all 32-bits. The least significant bit is addressed as bit 0; the most significant as bit 31.

When a data register is used as an operand, only the appropriate low-order part is used/changed.

(b) ADDRESS REGISTERS

Each 32-bit address register can support 32-bit addresses and 16 and 32-bits data operands. When an address register is used as the destination operand, the entire register is affected regardless of the operation size. If the operation size is word, any other operands are sign-extended to 32-bits before the operation is performed.

7.2.2 MEMORY ORGANISATION

Instructions and multibyte data are accessed only on word (even byte) boundaries, thus byte addresses are 0, 1, 2, ..., FFFF₁₆; word addresses 0, 2, 4, ..., FFFF₁₆E; and long-word addresses 0, 4, 8, ..., FFFF₁₆C.

* Note a register can hold 8 digits in BCD

(16)

7.2.3 ADDRESSING

Instructions contain two types of information: the type of function to be performed and the location of the operand(s) on which to perform that function. Operand locations are specified in one of three ways:

- register specification - the register is explicitly described.
- effective address - use of the different addressing modes
- implicit reference - the defn of the instruction may imply the use of specific registers.

7.2.4 INSTRUCTION FORMAT

Instructions occupy from one to five words, these being made up of an operation word plus possible operand words or word-pairs as follows:

- operation word (specifies operation and modes)
- immediate operand (if any, 1-2 words)
- source effective address extension (if any, 1-2 words)
- destination " " " " (" " " ")

7.2.5 STACKS AND QUEUES

In addition to supporting arrays with the index addressing mode, the M68000 also supports stack and queue data structures with the address register postincrement and predecrement addressing modes.

The system stack is used implicitly by many instructions; user stacks and queues may be created and maintained through the addressing modes.

(a) SYSTEM STACK

Address register A7 is the system stack pointer. It is either the supervisor stack pointer (SSP) or user stack pointer (USP), depending on the state of the S bit in the status register. Each stack fills from high-memory to low memory. The address mode - (SP) (AS : SP@-) creates a new item on the active stack while (SP)+ (AS: sp@+) removes an item.

The program counter is saved on the active stack on subroutine calls and restored on returns. For traps and interrupts, both the program counter and the status register are saved.

Data is always entered on a word boundary. Thus byte data is pushed or pulled from the stack in the high half of the word - the low half is unchanged.

(b) USER STACKS

User stacks can be implemented and manipulated by employing the address register indirect with postincrement and predecrement addressing modes. Using an address register, the user may implement stacks which are filled either from high memory to low memory, or vice-versa.



The important things to remember are :

- using predecrement, the register is decremented before the stack is accessed.
- using postincrement, the stack is accessed before the pointer is incremented.
- byte data must be put on the stack in pairs when mixed with word or long data so that the stack will not get misaligned when data is retrieved. Word and long accesses must be on word boundary (even) addresses.

Stack growth downward in memory is implemented with :

push to - (An)
pull from (An)+

After either a push or pull operation, register An points to the last (top) item on the stack :




Stack growth upward in memory is implemented with :

push to $(A_n)_+$

pull from $-(A_n)$

After each push or pull operation, A_n points to the next free space on the stack :



(c) QUEUES

Using a pair of address registers, the user may implement queues which are filled either from high memory to low memory, or vice-versa. Because queues are pushed from one end and pulled from the other, two registers are required, the push and pull pointers.


An upward growing queue is implemented with :

push (A_{push}) +

pull (A_{pull}) +

After a push operation, the push index points to the next available space in the queue and the unchanged pull index points to the next item to remove. After a pull operation, the pull pointer points to points to the next item.

To be removed while the unchanged push index points to the next available space:




If this is to be implemented as a circular buffer, the address register should be checked, and if necessary, adjusted before the put or get operation is performed. The address register is adjusted by subtracting the buffer length in bytes.

A downward-growing queue is implemented with:

push - (An)

pull - (An')

After a push or pull, the pull index points to the last item removed from the queue, while the push index points to the last item pushed into the queue:



If the queue is to be implemented as a circular buffer, the operation should first be performed and then the pointers checked, and if necessary, adjusted by adding the buffer length in bytes.

7.3 I/O ON THE NCR TOWER 1632.

I/O on the Tower is done by means of O/S routines called by TRAP #0. d0 is used to hold a number specifying the requested routine, the available options being:

0 - access (33)	21 - lock (53)	42 - sync (36)
1 - acct (51)	22 - locking (45)	43 - ftime (35)
2 - alarm (27)	23 - lseek (19)	44 - time (13)
3 - brk (17)	24 - mknod (14)	45 - times (43)
4 - chdir (12)	25 - mount (21)	46 - umask (60)
5 - chmod (15)	26 - umount (22)	47 - unlink (10)
6 - chown (16)	27 - nice (34)	48 - utime (30)
7 - close (6)	28 - open (5)	49 - wait (7)
8 - creat (8)	29 - pause (29)	50 - write (4)
9 - dup (41)	30 - phys (52)	
10 - exec (11)	31 - pipe (42)	
11 - exit (1)	32 - profil (44)	
12 - fork (2)	33 - ptrace (26)	
13 - getpid (20)	34 - pwnote, pwrtine (57)	
14 - getuid (24)	35 - read (3)	
15 - getgid (47)	36 - setuid (23)	
16 - ioctl (54)	37 - setgid (46)	
17 - stty (31)	38 - signal (48)	
18 - getty (32)	39 - stat (18)	
19 - kill (37)	40 - fstat (28)	
20 - link (9)	41 - stime (25)	

For read (3) and write (4), the following parameters are required :

- a0 - file descriptor (0-100) do not have length 0
- d1 - address of the start of the I/O buffer
- a1 - no. of bytes to be read/written.

The number of bytes read/written is returned in d0, and the carry bit cleared on success. File descriptors for the standard files are:

- 0 - standard input
- 1 - standard output
- 2 - error file