

# Microarchitecture Multi-cycle

## Computer Architecture



CS3501 - 2025I  
PROF.: [JGONZALEZ@UTEC.EDU.PE](mailto:JGONZALEZ@UTEC.EDU.PE)  
SRC: HARRIS, HARRIS - DIGITAL DESIGN AND COMPUTER ARCHITECTURE



# Executive Summary

2

- **Motivation:** Computer Architecture studies the ISA and Microarchitecture design.
- **Problem:** We need to detail an efficient and simple implementation of the ISA that enables the processor, known as Microarchitecture.
- **Overview:**
  - Define the ARM multicycle microarchitecture.
  - Details of the processor datapath and control.
- **Conclusion:** We can build a processor using building blocks to implement an ISA, this defines the microarchitecture.

# Outline

3

Introduction

Single-cycle


Multicycle Processor

Multicycle performance

Conclusions

# Recall: Microarchitecture Definition

- 4 • **Microarchitecture:** how to implement an architecture in hardware.
  - How the **underlying implementation (invisible to software)** actually **executes** instructions
    - Microarchitecture can execute instructions in any order **as long as it obeys the semantics specified by the ISA** when making the instruction results **visible to software** (to the programmer).
  - **Two main parts** in the processor:
    - **Datapath:** functional blocks
    - **Control:** control signals
  - **Multiple implementations** for a single architecture:
    1. **Single-cycle:** Each instruction executes in a single cycle
    2. **Multicycle:** Each instruction is broken up into series of shorter steps
    3. **Pipelined:** Each instruction broken up into series of steps & multiple instructions execute at once



# Outline

5

Introduction

Single-cycle

Multicycle Processor

Multicycle performance

Conclusions

# Single-cycle Operation

6

- All six phases of the instruction processing cycle **take a single machine clock cycle** to complete:
  - Fetch, Decode, Evaluate Address, Fetch Operands, Execute, Store Result
  - Do each phase take the same time (latency) for all instructions?
- Every instruction takes 1 cycle to execute
  - CPI (Cycles per instruction) is strictly 1
- How long each instruction takes is determined by how long the slowest instruction takes to complete
  - Even though many instructions do not need that long to execute
  - Clock cycle time of the microarchitecture = how long it takes to complete the slowest instruction

Instruction phases can be organized as 5 stages:

1. Instruction fetch (IF)
2. Instruction decode and register operand fetch (ID/RF)
3. Execute/Evaluate memory address (EX/AG)
4. Memory operand fetch (MEM)
5. Store/writeback result (WB)



# Outline

8

Introduction

Single Cycle

Multicycle Processor

Multicycle performance

Conclusions



# Multicycle ARM Processor

- **Single-cycle:**
  - + simple
  - cycle time limited by longest instruction (LDR)
  - separate memories for instruction and data
  - 3 adders/ALUs
- **Multicycle:**
  - + higher clock speed
  - + simpler instructions run faster
  - + reuse expensive hardware on multiple cycles
  - sequencing overhead paid many times

# Multicycle ARM Processor

- **Single-cycle:**

- + simple
- cycle time limited by longest instruction (LDR)
- separate memories for instruction and data
- 3 adders/ALUs

- **Multicycle:**

- **Processor addresses these issues by breaking instruction into shorter steps**
- shorter instructions take fewer steps
- can re-use hardware
- cycle time is faster

**Why hardware overhead?**

# Multi-Cycle Microarchitectures

11

- Determine **clock cycle time independently of instruction processing time**
- **Each instruction takes as many clock cycles as it needs to take**
  - Multiple state transitions per instruction
  - The states followed by each instruction is different

## Hardware overhead for registers:

- **Need to store the intermediate results** at the end of each clock cycle
- **Register setup/hold overhead** paid multiple times for an instruction

**AS** = Architectural (programmer visible) state  
**at the beginning** of an instruction



**Step 1:** Process part of instruction **in one clock cycle**



**Step 2:** Process part of **instruction in the next clock cycle**



...



**AS'** = Architectural (programmer visible) state  
**at the end of a clock cycle**

# How Do We Implement This?

12


- **Instruction processing cycle divided into “states”**
  - A stage in the instruction processing cycle can take multiple states
  - **Implementation of the “process instruction” step as a finite state machine** that sequences between states and eventually returns back to the “fetch instruction” state
  - **A state is defined by the control signals asserted in it**
  - Control signals for the next state are determined in current state
- **The behavior of the entire processor is specified fully by a *finite state machine***
- In a state (transitions on clock cycle), **control signals for two things:**
  1. How **the datapath** should process the data
  2. How **to generate the control signals for the (next) clock cycle**

Maurice Wilkes, **“The Best Way to Design an Automatic Calculating Machine,”** Manchester Univ. Computer Inaugural Conf., 1951. Introduced **the concept of microcoded/microprogrammed machines.**



# Multicycle ARM Processor

13




Same design steps as single-cycle: **first datapath**, then **control**.

# Multicycle State Elements

14


Instruction and Data memories with a single unified memory



# Multicycle Datapath: Instruction Fetch


15

## STEP 1: Fetch instruction



## LDR Register Read

## STEP 2: Read source operands from RF






# LDR Address

17


## STEP 3: Compute the memory address



# LDR Memory Read

18


## STEP 4: Read data from memory



# LDR Write Register

19

## STEP 5: Write data back to register file




LDR Rd, [Rn, imm12]

# Increment PC

20

## STEP 6: Increment PC




# Access to PC

21

PC can be read/written by instruction

- **Read:** R15 (PC+8) available in Register File
- **Write:** Be able to write result of instruction to PC




# Read to PC (R15)

22

**Example:** ADD R1, R15, R2

- R15 needs to be read as PC+8 from Register File (RF) in **2<sup>nd</sup> step**
- So (**also in 2<sup>nd</sup> step**) PC + 8 is produced by ALU and routed to R15 input of RF
  - SrcA = PC (which was already updated in step 1 to PC+4)
  - SrcB = 4
  - ALUResult = PC + 8
- ALUResult is fed to R15 input port of RF in 2<sup>nd</sup> step (which is then routed to RD1 output of RF)




# Write to PC (R15)

23

**Example:** SUB R15, R8, R3


- Result of instruction needs to be written to the PC register
- ALUResult already routed to the PC register, just assert PCWrite



# Multicycle Datapath: STR

24

Write data in Rn to memory






# Multicycle Datapath: Data-processing

25

With immediate addressing (i.e., an immediate *Src2*):

- No additional changes needed for datapath




# Multicycle Datapath: Data-processing

26

**With register addressing** (register *Src2*):

- Read from *Rn* and *Rm*




# Multicycle Datapath: B

27

**Calculate branch target address:**

$$\text{BTA} = (\text{ExtImm}) + (\text{PC}+8)$$

$\text{ExtImm} = \text{Imm24} \ll 2$  and sign-extended




# Multicycle Control

28

- Two main parts:


1. Decoder

2. Conditional Logic



# Decoder


29



**ALU Decoder** and **PC Logic** same as single-cycle

# Instr Decoder

30



$$RegSrc_0 = (Op == 10_2)$$


$$RegSrc_1 = (Op == 01_2)$$

$$ImmSrc_{1:0} = Op$$

Instruction	Op	Funct <sub>5</sub>	Funct <sub>0</sub>	RegSrc <sub>0</sub>	RegSrc <sub>1</sub>	ImmSrc <sub>1:0</sub>
LDR	01	X	1	0	X	01
STR	01	X	0	0	1	01
DP immediate	00	1	X	0	X	00
DP register	00	0	X	0	0	00
B	10	X	X	1	X	10


# Main Controller FSM: Fetch

31



# FSM: Decode



32






# FSM: Address

33




# FSM: Read Memory

34




# Example FSM: LDR

35




# Example FSM: STR

36



# Example FSM: Data-processing

37



# Multicycle Controller FSM

38

## State

Fetch

Decode

MemAdr

MemRead

MemWB

MemWrite

ExecuteR

ExecuteI

ALUWB

Branch

## Datapath $\mu$ Op

$\text{Instr} \leftarrow \text{Mem}[\text{PC}]; \text{PC} \leftarrow \text{PC} + 4$

$\text{ALUOut} \leftarrow \text{PC} + 4$

$\text{ALUOut} \leftarrow \text{Rn} + \text{Imm}$

$\text{Data} \leftarrow \text{Mem}[\text{ALUOut}]$

$\text{Rd} \leftarrow \text{Data}$


$\text{Mem}[\text{ALUOut}] \leftarrow \text{Rd}$

$\text{ALUOut} \leftarrow \text{Rn op Rm}$

$\text{ALUOut} \leftarrow \text{Rn op Imm}$

$\text{Rd} \leftarrow \text{ALUOut}$


$\text{PC} \leftarrow \text{R15} + \text{offset}$



# Important

39

What happens with signals in the next state?  
Should they change?  
Why?




# Multicycle Control

40

- Two main parts:

1. Decoder


2. Conditional Logic






# Single-Cycle Conditional Logic

41





# Outline

43

Introduction

Single Cycle Performance

Multicycle Processor

Multicycle performance

Conclusions

# Multicycle Processor Performance

44

- Instructions take different number of cycles. CPI is weighted average.
- **Multicycle critical path.** Assumptions:
  - RF is faster than memory
  - Writing memory is faster than reading memory

$$T_{c2} = t_{pcq} + 2t_{mux} + \max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup}$$

# Example: Multicycle Processor Performance

45

- **Processor instruction characteristics:**
  - B: 3 cycles.
  - DP, STR: 4 cycles.
  - LDR: 5 cycles.
- **Program characteristics (SPECINT2000 benchmark):**
  - 25% loads
  - 10% stores
  - 13% branches
  - 52% R-type

$$\text{Average CPI} = (0.13)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12$$

# Performance Example

46

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	40
Register setup	$t_{setup}$	50
Multiplexer	$t_{mux}$	25
ALU	$t_{ALU}$	120
Decoder	$t_{dec}$	70
Memory read	$t_{mem}$	200
Register file read	$t_{RFread}$	100
Register file setup	$t_{RFsetup}$	60

$$\begin{aligned} T_{c2} &= t_{pcq} + 2t_{mux} + \max[t_{ALU} + t_{mux}, t_{mem}] + t_{setup} \\ &= [40 + 2(25) + 200 + 50] \text{ ps} = \mathbf{340 \text{ ps}} \end{aligned}$$

# Recall: Single-Cycle Performance Example

47

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq\_PC}$	40
Register setup	$t_{setup}$	50
Multiplexer	$t_{mux}$	25
ALU	$t_{ALU}$	120
Decoder	$t_{dec}$	70
Memory read	$t_{mem}$	200
Register file read	$t_{RFread}$	100
Register file setup	$t_{RFsetup}$	60

## LDR critical path:

$$\begin{aligned}T_{cl} &= t_{pcq\_PC} + 2t_{mem} + t_{dec} + t_{RFread} + t_{ALU} \\&\quad + 2t_{mux} + t_{RFsetup} \\&= [50 + 2(200) + 70 + 100 + 120 + \\&\quad 2(25) + 60] \text{ ps} \\&= \mathbf{840 \text{ ps}}\end{aligned}$$

A program with **100 billion instructions**:

$$\begin{aligned}\text{Execution Time} &= \# \text{ instructions} \times \text{CPI} \times T_c \\&= (100 \times 10^9)(1)(840 \times 10^{-12} \text{ s}) \\&= \mathbf{84 \text{ seconds}}\end{aligned}$$

other combinational logic: 0 ps

# Multicycle Performance Example

For a program with **100 billion instructions** executing on a **multicycle ARM processor**.

- **CPI** = 4.12 cycles/instruction
- **Clock cycle time:**  $T_{c2} = 340 \text{ ps}$


$$\begin{aligned}\text{Execution Time} &= (\# \text{ instructions}) \times \text{CPI} \times T_c \\ &= (100 \times 10^9)(4.12)(340 \times 10^{-12}) \\ &= \mathbf{140 \text{ seconds}}\end{aligned}$$

This is **slower** than the single-cycle processor (84 sec.)




# Review: Single-Cycle ARM Processor

49



# Review: Multicycle ARM Processor

50



# Outline

51

Introduction

Single-cycle Performance

Multicycle Processor

Multicycle performance

Conclusions

# Conclusions

52

- We detailed the processor microarchitecture.
- We analyzed the instruction operation and interaction with the multicycle processor datapath and control units.
- We conclude that a processor can have different implementations of the ISA leading to different performance related to the executed program.

# Microarchitecture

## Computer Architecture



CS3501 - 2025I

PROF.: [JGONZALEZ@UTEC.EDU.PE](mailto:JGONZALEZ@UTEC.EDU.PE)

