
Homework 4


1. Sequential Logic Practice

a) Flip Flops and Gates

Question 3.8 Given signal *A*, shown in Figure 3.77, design a circuit that produces signal *B*.




You can assume that your flip flops have been properly reset.




b) FSMs


Exercise 3.26 You have been enlisted to design a soda machine dispenser for your department lounge. Sodas are partially subsidized by the student chapter of the IEEE, so they cost only 25 cents. The machine accepts nickels, dimes, and quarters. When enough coins have been inserted, it dispenses the soda and returns any necessary change. Design an FSM controller for the soda machine. The FSM inputs are Nickel, Dime, and Quarter, indicating which coin was inserted. Assume that exactly one coin is inserted on each cycle. The outputs are Dispense, ReturnNickel, ReturnDime, and ReturnTwoDimes. When the FSM reaches 25 cents, it asserts *Dispense* and the necessary *Return* outputs required to deliver the appropriate change. Then, it should be ready to start accepting coins for another soda.


Draw the state diagram, then implement the FSM as a schematic (gates, muxes, adders, flops). Bonus: make a verilog module from your schematic!





5 & RN R_D	[R_2D 0	D= (~c5] { (c[] c[o]) (c[3] { ~c[2:0]
00 1 0 0	0 0	RN=(~c[3] & c[2] & c[0]) (c[3] & ~ c [2:0])
0 0 0 0 0 0	0 0	
0110 (0	0 1	LD=(-c[3] & c[2:0]) (c[3] & ~ c[2:0])
0((0	0 (L_W- c[3] & c[0]
1000	0 1	14 U) - CL2J 4 CL3
[001]00	1 0	
State Input	1 Next	= 535,50 NDQ + 535,50 NDQ
NDQ	50	
0000 0 0 0	0000	+ 525, 50 NDQ + 5, 525, 50 NDQ
0000 0 0 0	0000	+5,5,5,NDQ+5,5,5,NDQ
0000 001	0101	+ 33525, 50000 +53525, 50000
0001000	0001	
0001 (00	000	+ 5, 5, 5, NDQ + 5, 5, 5, NDQ
2001010	0011	= 5,5,5,0 (NQ+NQ)
000100	0110	+5,5,5,5,0,00 + 5,5,5,5,0 (NQ+NQ)
00100000	0010	+ 5, 5, 5, 5, NQ + 5, 5, 5, D (NQ+NB)
0010100	0011	= D(WQ+NQ)(5, 5,5,5, +5,5,5,6, +5,5,5,5,5)
0010010	0100	+ 5, 5, 5, DQ
5010001	0111	
	0011 5	, = 5,5,5,NDQ + 5,5,5,5,NDQ
0011100	0100	+ 5,525,50 NDQ + 5,525,50 NDQ
	0101	+ 5,5,25,50 NOQ + 5,5,25,50 NOQ
	[000	+ 5,525,50 NDQ+ 5,525,50 NDQ
0100 (0 0		+ 5,5,5,50 NOQ
		= 5,5,5, NDQ +5,5,5,50(NBD+Q)
0 (00 0 0 (0110	+ 5,5,5,50 NQ +5,5,5,000
(2 1 22 2)	0100	











c) Reasoning about Metastability

Exercise 3.38 You are walking down the hallway when you run into your lab partner walking in the other direction. The two of you first step one way and are still in each other's way. Then, you both step the other way and are still in each other's way. Then you both wait a bit, hoping the other person will step aside. You can model this situation as a metastable point and apply the same theory that has been applied to synchronizers and flip-flops. Suppose you create a mathematical model for yourself and your lab partner. You start the unfortunate encounter in the metastable state. The probability that you remain in this state after t seconds is $e^{-\frac{t}{\tau}}$. τ indicates your response rate; today, your brain has been blurred by lack of sleep and has $\tau = 20$ seconds.

- (a) How long will it be until you have 99% certainty that you will have resolved from metastability (i.e., figured out how to pass one another)?
- (b) You are not only sleepy, but also ravenously hungry. In fact, you will starve to death if you don't get going to the cafeteria within 3 minutes. What is the probability that your lab partner will have to drag you to the morgue?

a)
$$P(t_{ns}>t) = e^{-\frac{t}{2}}$$

 $-20 \ln(0.01) = t$
 $t = 92.10^{3}$ seconds
b) $P(t_{ns}>t) = e^{-\frac{180}{10}} = e^{-6} = 0.248\%$ chance

2. Combination Logic Review + HDL Practice: ALU

An arithmetic logic unit is a critical building block for a CPU. It does a variety of mathematical operations on two inputs (addition, subtraction, comparison, etc.). The next few problem sets will have us build up the different units inside it. For this problem set we are going to build a 32 bit wide 32:1 MUX and a 32 bit wide adder. Assemble a zip file with the following:

- a mux32.sv file
- an add32.sv file
- all submodule files that you used to make the above
- testbenches that give you confidence that you implemented them correctly
- a Makefile that runs your tests
- a README.md file with
 - A description of how you implemented the modules (you can include pictures or reference notes in your homework pdf)
 - A description of how you tested the mux32.
 - How to run your tests

You may use any of the basic gates for this task (and, or, xor, nor, nand, not, mux2). This cannot have any sequential logic. See the examples directory in the git repository for how to approach this!

Bonus: there's enough code in the examples to make a ripple carry adder, but that's the slowest way to do this. Instead, implement a faster adder, like Carry Look Ahead!

Metadata

How long did the reading take you? 3 how 3

How long did the written part take you? 6 hows
How long did the Verilog part take you? 4 hows