


# MEMORY MODULE




$we = 1 \Rightarrow$  write  
 $mem[addr] \leftarrow din$   
 $dout = 0$

$we = 0 \Rightarrow$  Read

$dout \leftarrow mem[addr]$   
 $dout = 0$

Load MEM IN TESTBENCH.


## REGISTER MODULE



RST  $\Rightarrow$  set all to zero  
else  $\Rightarrow$  Reg  $\in$  next-value


---

## DATA PATH




CONTROL ALL THE ~~VALUES~~ NEXT VALUES.


PC<sub>next</sub>  $\Rightarrow$  COMBINATIONAL




IR<sub>next</sub>




Acc<sub>next</sub>




## MDR-NEXT



## MAR-NEXT



## ZFLan-NEXT





$OpCode = IR_{ry}[7:0]$   
 $MemAddr = MAR_{ry}.$   
 $MEMD = Acc_{ry}.$

# CONTROLLER

Reset  $\Rightarrow$   $ry\_state = fetch - 1$   
 SEQ  $\Rightarrow$  else  $ry\_state = next\_state.$

SEQ  $\Rightarrow$  STATE CHANGES EVERY clock cycle.



AT EVERY STATE ALL control signals need to be generated

COMBINATIONS (if  $ry\_state = fetch - 1$ )

$muxlc =$	$load\ mar =$
$mut\ mar =$	$load\ ir$
$mut\ acc =$	$load\ pc =$
$load\ mar =$	$memrw =$
$load\ pc =$	
$load\ acc =$	