

# ALU UVM Framework Step By Step Guide

January 2020




# **Agenda**

- ALU Overview
- Config Files Explained
- Compile and Simulate Generated Code
- Adding DUT Specific Functionality
- Generate and integrate the Register Model
- Add functional coverage




# **ALU: Block Diagram**





# **ALU: Timing Diagram**



- 1. Apply operands & operation on i/p pins
- 2. Raise valid for 1 cycle (start)
- 3. ALU drops ready signals

- 1. After X cycles, ALU presents result
- 5. ALU raises done for 1 cycle
- 6. ALU raises ready signal



# **Agenda**

- ALU Overview
- Config Files Explained
- Compile and Simulate Generated Code
- Adding DUT Specific Functionality
- Generate and integrate the Register Model
- Add functional coverage



# **YAML Config Files**

#### Number Of Agents

- First need to determine how many interfaces there are for the ALU.
- Group signals into interfaces
- Create a config file for the interfaces

#### **■ Interface Config files**

- ALU\_IN Interface
  - o All signals that are associated with specifying the ALU operation to perform
- ALU\_OUT Interface
  - All signals that are associated with retrieving the ALU result



#### alu\_if\_cfg.yaml

#### uvmf:

- First line of the YAML should be uvmf with no indention.
- Imports Python code needed to parse the YAML config file
- Requires \$PYTHONPATH to be set since the Python packages reside in this directory

#### interfaces: (Must be indented from `uvmf:')

- The next line after interfaces ("alu\_in") is the name of the interface and this line must be indented from 'interfaces:'.
- The name given will have \_pkg appended to it to form the package name.
- The package name (alu\_in\_pkg) is used to name the directory structure that contains the generated files.

```
1 uvmf:
2 interfaces:
3 "alu_in":
```



#### alu\_if\_cfg.yaml

- clock: "clk"
  - Specifies the interface clock signal
- reset: "rst"
  - Specifies the interface reset signal
- reset\_assertion\_level: "False"
  - Specifies the polarity of the active reset
  - False = Active Low; True = Active High

```
4 clock: "clk"
5 reset: "rst"
6 reset_assertion_level: "False"
```

#### **NOTES:**

 The names for the clock and the reset will be used in all the generated code for the agent, including the interface.



#### alu\_if\_cfg.yaml

#### parameters:

- Specify parameters for this interface package
- Allow creation of parameterizable agents
- Here we define the width of the operand to be processed by the ALU

#### hdl\_typedefs:

This directive will generate a typedef for the ALU operations.

```
7 parameters:
8 - name: "ALU_IN_OP_WIDTH"
9 type: "int"
10 value: "8"
11 hdl_typedefs:
12 - name: "alu_in_op_t"
13 type: "enum bit[2:0] {no_op = 3'b000, add_op = 3'b001, and_op = 3'b010, xor_op = 3'b011, mul_op = 3'b100, rst_op = 3'b111}"
```



#### alu\_if\_cfg.yaml

#### ports:

- The arguments to the ports: directive identify the name, width and direction of the signal.
- The options for the direction are input, output and inout.

```
14
         ports:
15
           - name: "alu rst"
              width: "1"
16
17
              dir: "output"
18
           name: "ready"
19
              width: "1"
20
              dir: "input"
           - name: "valid"
21
              width: "1"
23
              dir: "output"
24
           - name: "op"
25
              width: "3"
26
              dir: "output"
           - name: "a"
27
28
              width: "ALU IN OP WIDTH"
29
              dir: "output"
30
           - name: "b"
31
              width: "ALU IN OP WIDTH"
32
              dir: "output"
```

#### **NOTES:**

- Direction specified here is in relation to the testbench. o i.e. 'alu rst' is an output from the testbench and an input pin on the DUT.
- The agent has to be able to execute a 'rst op' operation and will need to drive the ALU reset pin in response to such a request.
- The 'a' & 'b' use the ALU\_IN\_OP\_WIDTH parameter which was defined using the parameters: directive. © Mentor Graphics Corp. Company Confidential



#### alu\_if\_cfg.yaml

#### transaction\_vars:

- Defines a variable to be used by the transaction class.
- Variables in the transaction class reflect the untimed information used during a transfer on the bus.
- The arguments required by the transaction\_vars: directive include the name of the variable, variable type, an indication if this variable is to be of a randomized type & if the variable is to be compared in the do\_compare method.

```
33
         transaction vars:
34
           - name: "op"
35
             type: "alu in op t"
36
             isrand: "True"
37
             iscompare: "True"
38
           - name: "a"
39
             type: "bit [ALU IN OP WIDTH-1:0]"
40
             isrand: "True"
41
             iscompare: "True"
42
           - name: "b"
             type: "bit [ALU_IN_OP_WIDTH-1:0]"
             isrand: "True"
45
             iscompare: "True"
46
         transaction constraints:
47
           - name: "valid op c"
48
             value: "{ op inside {no op, add op, and op, xor op, mul op}; }"
```

#### **NOTES:**

- For the ALU, the transaction will specify the operation and the a & b operands.
- Each of these values can be randomized.
- Unconstrained arrays cannot be used with the transaction\_vars: directive.
- If you need an unconstrained array, declare a fixed array in config file and modify the generated code.



#### alu\_if\_cfg.yaml

#### Additional Interfaces

- Add the alu\_out interface to the same config file as the alu\_in interface.
- Align "alu\_out": interface name on line 49 to the same indention as the "alu\_in": interface name on line 3.
- Follow the same steps from the "alu\_in" interface configuration slides to define the "alu\_out" interface as shown below.

```
49
       "alu out":
50
         clock: "clk"
51
         reset: "rst"
52
         reset assertion level: "False"
53
         parameters:
54
           - name: "ALU_OUT_RESULT_WIDTH"
             type: "int"
55
56
             value: "16"
57
         ports:
58
           - name: "done"
59
             width: "1"
60
             dir: "input"
           - name: "result"
61
62
             width: "ALU OUT RESULT WIDTH"
             dir: "input"
63
         transaction vars:
64
           - name: "result"
65
             type: "bit [ALU_OUT_RESULT_WIDTH-1:0]"
66
             isrand: "False"
67
68
             iscompare: "True"
```



alu\_in\_if

#### Generating the Interface Code


Run yaml2uvmf.py on the alu\_if\_cfg.yaml file

**\$UVMF\_HOME/scripts/yaml2uvmf.py alu\_if\_cfg.yaml** 

 You can create a simple .bat file on Windows to set the \$UVMF\_HOME & \$PYTHONPATH variables and then call python on your config file

```
1 @set UVMF_HOME=C:/MentorTools/questasim_10.6b/examples/UVM_Framework/UVMF_3.6f
2 @set PYTHONPATH=*UVMF_HOME*/templates/python
3
4 python alu_in_if_config.py
5 pause
```

- All UVMF agent code is placed under uvmf\_template\_output / verification\_ip / interface\_packages
- All generated code for the alu\_in agent will be saved under the alu\_in\_pkg folder [as shown opposite]



#### parameterized ALU agent

- 'parameters:' directive in alu\_if\_cfg.yaml
  - All generated code for the ALU agent will be parameterized

```
interface alu_in_if #(
    int ALU_IN_OP_WIDTH = 8
    )
    (
    input tri clk,
```

```
class alu_in_monitor #(
    int ALU_IN_OP_WIDTH = 8
    ) extends uvmf_monitor_base
```

```
class alu_in_transaction #(
   int ALU_IN_OP_WIDTH = 8
   ) extends uvmf_transaction_base;
```

```
class alu_in_driver #(
    int ALU_IN_OP_WIDTH = 8
    ) extends uvmf_driver_base
```

```
class alu in configuration #(
   int ALU_IN_OP_WIDTH = 8
   ) extends uvmf_parameterized agent_configuration_base
```

```
class alu_in_random_sequence #(
    int ALU_IN_OP_WIDTH = 8
)
```





alu\_in

#### UVMF Transactors

 alu\_in\_driver & alu\_in\_monitor are class based and will be instantiated inside the agent class

alu\_in\_driver\_bfm & alu\_in\_monitor\_bfm are interfaces & will be instantiated in the top level testbench module (hdl\_top)






#### alu\_in

#### Looking at the <u>alu\_in\_pkg</u> directory

- Makefile
  - Contains the compile commands for the generated agent
- alu\_in\_filelist\_hdl.f
   Compilation list of HDL files (the interface and the 2 BFMs)
- alu\_in\_filelist\_hvl.fCompilation list of HVL files (all other files)
- alu\_in\_pkg.sv
   This is the verification package (HVL) that `includes all the generated classes for our VIP agent (all from directory src)
- alu\_in\_pkg\_hdl.sv
   This package will be used for the HDL part of the VIP.
   The HDL part is synthesized by the emulator.






#### alu\_in

#### Looking at the <u>alu\_in\_pkg/src</u> directory

- alu\_in2reg\_adaptor.svh
   Template adaptor for UVM register layer. Requires user to fill in functionality.
- alu\_in\_agent.svhAgents class (parameterized)
- alu\_in\_configuration.svh
   Configuration class for the agent
- alu\_in\_driver.svh
   Driver class to be instantiated in the agent
- alu\_in\_driver\_bfm.sv
   Bus functional model to convert transactions to protocol pin wiggles. Requires user to fill in functionality
- alu\_in\_if.sv
   Signal interface for the agent. User can optionally add protocol assertions in here.
- alu\_in\_monitor.svh
   Monitor class to be instantiated in the agent
- alu\_in\_monitor\_bfm.sv
   Bus functional model to convert the protocol pin wiggles to transactions. Requires user to fill in functionality






#### alu\_in

#### Looking at the <u>alu\_in\_pkg/src</u> directory

- alu\_in\_random\_sequence.svh
   Starter sequence. Randomizes 1 instance of the alu\_in transaction class and sends to sequencer.
   Extended from alu\_in\_sequence\_base
- alu\_in\_responder\_sequence.svh
   This sequence class can be used to provide stimulus when an interface has been configured to run in a responder mode.
   Requires user to fill in functionality
- alu\_in\_sequence\_base.svh
   Base class with useful methods that all inherited sequences can utilize
- alu\_in\_transaction.svh
   This is the sequence item that we will use in our sequences.
   Extends from 'uvmf\_transaction\_base.svh' which contains global "id" which holds a unique number for every transaction.
   Also contains several methods for printing, comparing, etc
- alu\_in\_transaction\_coverage.svh
   This class records alu\_in transaction information using a covergroup named alu\_in\_transaction\_cg.
   An instance of this coverage component is instantiated in the uvmf\_parameterized\_agent if the has\_coverage flag is set.





#### alu\_in


#### Looking at the <u>alu\_in\_pkg/src</u> directory

— alu\_in\_typedefs.svh

This file contains defines and typedefs used only in the testbench (HVL) side of the testbench. Package may not contain any defines or typedefs after but will still be generated.

— alu\_in\_typedefs\_hdl.svh

This file contains defines and typedefs used by the interface package performing transaction level simulation activities. This package is used by the driver/monitor BFMs.






# **Generated UVMF Code**alu\_out\_if

■ Interface Code was generated from \$UVMF HOME/scripts/yaml2uvmf.py alu if cfg.yaml



- All UVMF agent code is placed under uvmf\_template\_output / verification\_ip / interface\_packages
- All generated code for the alu\_out agent will be saved under the alu\_out\_pkg folder [as shown opposite]




#### **Protocols Tab**

 Use the QVIP Configurator to create a separate UVM environment for all of your QVIP agents.

 Launch qvip\_configurator from the directory of your choice and once open select the protocols tab and then double click the protocol you wish to use. (you may select more than one protocol but we will walk through only configuring one protocol for this


example).





#### **RTL Port -> Physical Setup Tab**


- Agent configuration
  - Select the Physical Setup tab and make changes as necessary. We will use all of the defaults in our example.





## **UVM Agent -> Agent Tab**


- 1. Click on the 'UVM Agent' then the 'Agent' tab.
- 2. Select settings as shown below.
- 3. Click the 'plus' symbol to the left of apb\_logger\_s.
- 4. Select txn\_log.
- 5. Name your transaction log.





### **UVM Agent -> VIP Config Tab**


- Click on the 'VIP Config' tab.
- 2. Click on the icon to the left of 'address\_map'.
- Name your new address map (i.e. mem\_map).
- 4. Add your map entry.
- 5. Close the dialog box.





# **QVIP Configurator UVM Agent -> VIP Config Tab**


Use the pull down menu to select the 'mem\_map' that you just created.





## **UVM Agent -> VIP Config Tab**


- Click on the 'Testbench' tab
- 2. Right click in the white space of the Testbench diagram
- Name your new QVIP testbench environment (i.e. qvip\_agents)
- Select OK





#### **Agent Tab**

- Select 'Actions'
- Select 'Generate Testbench'





# **ALU Utility Components File**

# utility\_components.yaml

- UVMF Utility Components
  - The utility components file will be used to generate predictor and coverage components for use in the environment.
- Lets look at the utility components file *(utility\_components.yaml)* in more detail



# **Utility Comonents File**

#### utility\_components.yaml

- Define the component name and type
- Define the analysis exports and analysis ports to the component
- Add any parameters needed for the transaction types

```
1 uvmf:
     util_components:
       "alu_predictor" :
         type: "predictor"
         analysis_exports :
           - name: "alu in agent ae"
             type: "alu in transaction #(.ALU IN OP WIDTH(ALU IN OP WIDTH))"
         analysis_ports :
 9
           - name: "alu_sb_ap"
             type: "alu out transaction # (.ALU OUT RESULT WIDTH(ALU OUT RESULT WIDTH))"
10
11
         parameters:
           - name: "ALU_IN_OP_WIDTH"
12
13
             type: "int"
14
             value: "8"
15
             name: "ALU_OUT_RESULT_WIDTH"
16
             type: "int"
             value: "16"
17
```



#### alu\_env\_cfg.yaml

- UVMF Environment Packages
  - The environment config file will be used to generate an environment package
  - The environment package will comprise the environment class, the environment configuration class and an environment sequence class. It can also optionally include predictor classes if they have been specified.
  - The environment package can be reused when a block level UVMF testbench is being used as part of a subsystem/chip level testbench.
- Lets look at environment config file *(alu\_env\_cfg.yaml)* in more detail



#### alu\_env\_cfg.yaml

Environment config defines the name of the environment package

Generate an environment with name 'alu\_env\_pkg'. **NOTE**: the '\_env\_pkg' string is appended to the 'alu' environment name defined on line 3 of the YAML.

- Environment config file defines the number of instances of each agent to be used
- alu\_env instantiates 2 agents
  - 1 x alu\_in
  - 1 x alu\_out



alu\_env\_cfg.yaml

#### parameters:

Specify parameters for use within this environment package

```
parameters:
           - name: "ALU IN OP WIDTH"
             type: "int"
10
             value: "8"
           - name: "ALU_OUT_RESULT WIDTH"
11
12
             type: "int"
13
             value: "16"
14
           - name: "APB ADDR WIDTH"
15
              type: "int"
16
             value: "32"
17
           - name: "APB WDATA WIDTH"
18
             type: "int"
19
             value: "32"
20
           - name: "APB RDATA WIDTH"
21
             type: "int"
22
             value: "32"
```

#### imports:

Import packages needed for QVIP sub environments.



#### alu\_env\_cfg.yaml

ALU environment also instantiates agents, predictor components, and scoreboards

#### agents:

Specify agents along with their parameters.

```
23
         ## Agents are defined in a LIST so that the order is maintained. This is important
24
         ## because of how the BFMs are passed in at the bench utilize this same order when
         ## this environment's initialize() routine is called.
25
26
         agents:
           - name: "alu in agent"
27
28
             type: "alu_in"
29
             parameters:
               - {name: "ALU IN OP WIDTH", value: "ALU IN OP WIDTH"}
30
           - name: "alu out agent"
31
             type: "alu out"
32
             parameters:
33
               - {name: "ALU OUT RESULT WIDTH", value: "ALU OUT RESULT WIDTH"}
34
```

Include 1 x alu\_in agent and 1 x alu\_out agent. Defines agent instance names and sets the agent's parameters.



#### alu\_env\_cfg.yaml

ALU environment also instantiates agents, predictor components, and scoreboards

#### analysis\_components:

Specify predictor.

#### scoreboards:

Specify scoreboard.

```
## Analysis components are defined externally in a 'util components' structure.
38
         ## They are instantiated here.
39
         analysis components:
40
           - name: "alu pred"
41
             type: "alu predictor"
42
         ## Each scoreboard is keyed by the scoreboard instantiation name with
43
         ## information on the scoreboard type and what type of transaction it
44
45
         ## will be parsing
         scoreboards :
46
47
           - name: "alu sb"
             sb type: "uvmf in order scoreboard"
48
             trans type: "alu out transaction #(.ALU OUT RESULT WIDTH(ALU OUT RESULT WIDTH))"
49
```




#### alu\_env\_cfg.yaml

Define connections between ALU agents and analysis components.

#### tlm\_connections:

Specify connections between agents and analysis components.

```
50
         tlm connections :
           - driver:
                       "alu in agent.monitored ap"
51
                                                              connection 00
             receiver: "alu pred.alu in agent ae"
52
                       "alu pred.alu sb ap"
53
           - driver:
                                                              connection 01
             receiver: "alu_sb.expected_analysis export"
54
           - driver:
                      "alu out agent.monitored ap"
55
                                                              connection 02
             receiver: "alu sb.actual analysis export"
56
```






#### alu\_env\_cfg.yaml

#### qvip\_subenvs:

- Instantiate sub environments created with qvip\_configurator.
- Be sure to include QVIP parameters in the parameters: directive shown above.

```
35 qvip_subenvs:
36 - name: "qvip_agents_env"
37 type: "qvip_agents"
```





# **Environment Config File**

alu\_env\_cfg.yaml

ALU environment also instantiates agents, predictor components, and scoreboards

- register\_model:
  - Specify predictor.

```
57     register_model :
58         use_adapter: "True"
59         use_explicit_prediction: "True"
60         maps:
61         - { name: "apb_map", interface: "alu_in_agent" }
```



alu\_env\_pkg

### Generating the Environment and Test Bench Code

- Copy ./qvip\_agents\_dir/uvmf/qvip\_agents\_subenv\_config.yaml to your current working directory where the rest of your YAML files reside.
- Run yaml2uvmf.py on the alu\_bench\_cfg.yaml, alu\_env\_cfg.yaml, utility\_components.yaml, and the qvip\_agents\_subenv\_config.yaml files

\$UVMF\_HOME/scripts/yaml2uvmf.py alu\_bench\_cfg.yaml alu\_env\_cfg.yaml utility\_components.yaml qvip\_agents\_subenv\_config.yaml

 After the code is generated cd to the ./qvip\_agents\_dir/uvmf and type the following on the Linux command line:


setenv QVIP\_AGENTS\_DIR\_NAME `pwd


This allows the UVMF to find the QVIP subenvironment.



# **Generated UVMF Code**<a href="mailto:alu\_env\_pkg">alu\_env\_pkg</a>

- Files get generated under verification\_ip/environment\_packages/alu\_env\_pkg
- Makefile
  - Compiles the environment package
- alu\_env\_pkg.sv
  - ALU Environment package
- alu\_reg\_pkg.sv
  - Register package with a register model place holder
     User will need to add their own register model
- alu\_env\_configuration.svh
  - Configuration class for ALU environment
- alu\_environment.svh
  - ALU environment class that instantiates the agents, scoreboards, predictors & connects them
- alu\_env\_sequence\_base.svh
  - Base sequence class for any environment level sequences
- alu\_predictor.svh
  - Generated predictor class for ALU environment.
     User will need to add code to model the function to predict







# **ALU Bench Config File**

## alu\_bench\_cfg.yaml

- UVMF Top Level Testbench
  - The bench config file will be used to generate the UVMF top-level testbench
  - The top level testbench will instantiate the ALU environment (which in turn instantiates the ALU interface agents as well as the environment configuration class
  - It facilitates the top-down configuration of the environment, which in turn configures the agents.
  - It provides a default sequence and a default test to run
  - It provides a simulation directory and makefile/run.do file for compiling and simulating the generated code
  - The code generated from the bench level config file is specific to the DUT it is testing and in general will be non-reusable code.
- Lets look at the bench config file (alu\_bench\_cfg.yaml) in more detail



# **ALU Bench Config File**

# alu\_bench\_cfg.yaml

- Short config file
- List of BFMs MUST be in same order as their corresponding agents were defined in the environment config file

```
1 uvmf:
    benches:
      "alu" :
        top env: "alu"
        clock half period: "5ms"
        clock phase offset: "Yns"
        reset assertion level: "False"
        reset_duration: "200ms"
        imports:
10
          - name: "mgc_apb3_u1_0_pkg"
11
        parameters:
12
           - name: "TEST ALU IN OP WIDTH"
13
            tupe: "int"
14
            value: "8"
15
           - name: "TEST_ALU_OUT_RESULT_WIDTH"
16
            type: "int"
17
            value: "16"
18
           - name: "TEST APB ADDR WIDTH"
19
            tupe: "int"
            value: "32"
           - name: "TEST_APB_UDATA_WIDTH"
22
            tupe: "int"
23
            value: "32"
          - name: "TEST APR ROATA WIDTH"
24
25
            tupe: "int"
            value: "32"
        top env params:
           - name: "ALU IN OP WIDTH"
            value: "TEST ALU IN OP WIDTH"
          - name: "ALU OUT RESULT WIDTH"
           value: "TEST ALU OUT RESULT WIDTH"
          - name: "APB ADDR WIDTH"
            value: "TEST APR ADDR WIDTH"
           - name: "APB VOATA WIDTH"
            value: "TEST OPB WORTH WIDTH"
          - name: "APS RDATA VIDTH"
37
            value: "TEST APB RDATA WIDTH"
38
        interface_params:
39
          - bfm name: "alu in agent"
41
               - (name: "ALU_IN_OP_WIDTH", value: "TEST_ALU_IN_OP_WIDTH")
42
           - bfm name: "alu out agent"
43
               - (name: "ALU_OUT_RESULT_VIDTH", value: "TEST_ALU_OUT_RESULT_VIDTH")
45
         active passive:
           - (bfm name: "alu in agent", value: "ACTIVE")
           - (bfm_name: "alu_out_agent", value: "PASSIVE")
```

Generate a bench with name 'alu'


Instantiate 'alu' environment previously defined in alu\_env\_cfg.yaml

Include the specified BFMs & defines if drivers are ACTIVE or PASSIVE



## project\_benches/alu

- Generates the top level UVMF testbench plus scripts for compiling and running the simulation
- Files generated under








### project\_benches/alu

Files generated under

- docs
- Placeholder folder for user to place documentation








## project\_benches/alu

Files generated under

- registers
- Placeholder folder for user to place register layer package






## project\_benches/alu

Files generated under

- rtl
- Placeholder folder for user to place RTL DUT code
- Optional can place your DUT code any where you want.








### project\_benches/alu

Files generated under

### project\_benches/alu

#### sim

- Directory where user should run simulations.
- Contains makefile for Linux users to compile & run testbench
- Contains run.do for Windows users to compile & run testbench
- Contains wave.do which is populated with agent transactions
- Also contain some other support files for emulation users plus a default RMDB for Questa VRM users.








### project\_benches/alu

Files generated under

- tb
- Multiple sub-folders for testbench
- Parameters
  - Top level testbench params package (i/f names, etc)
- Sequences
  - Example top level sequence and a sequence base class
  - Sequence package
- testbench
  - hdl\_top.sv : top level module based TB
  - hvl top.sv : non-synthesizable parts of top level TB
- tests
  - Example top level test, extended from test base class
  - Test Package








# **Agenda**

- ALU Overview
- Config Files Explained
- Compile and Simulate Generated Code
- Adding DUT Specific Functionality
- Generate and integrate the Register Model
- Add functional coverage



- Bench level config file
  - Generates Makefile for Linux users
  - Generates run.do for Windows users
  - Other files used in simulation
    - wave.do : contains signals & transactions from each of the agents
  - Remaining files can be ignored for regular simulation
    - default.rmdb : Questa VRM regression file
    - testlist : Questa VRM testlist
    - tbx.config : Veloce emulation file
    - veloce.config : Veloce emulation file
    - velrunopts.ini : Veloce emulation file





### project\_benches/alu/sim

### OS Considerations

- Linux
  - make build : compiles the generated code
  - make debug : compiles and loads the

generated code


- Windows
  - do run.do : compiles and loads the generated code
- Makefile sets default OS architecture to 32 bit
  - If running on the 64 bit version of Questa on Linux, you can change the OS setting to 64 bit as follows;

```
make build MACHINE_ARCH='-64' make debug MACHINE_ARCH='-64'
```




- Bench level config file
  - Generated Makefile / run.do invoke vsim with +UVM\_TESTNAME=test\_top
  - Also applies some other switches to vsim that are required to run the UVMF simulation. *Do not remove them*





## project\_benches/alu/sim



Transactions coming from the monitors

No DUT connected yet....

Just showing default values



# project\_benches/alu/tb/tests/src

- Default test : top\_test.svh
  - Extends from uvmf\_test\_base
  - Is parameterized with the configuration, environment and sequence to use
  - Build phase kicks off top down configuration

```
typedef alu env configuration alu env configuration t;
    typedef alu environment alu environment t;
24
26
   Sclass test top extends uvmf test base # (.CONFIG T (alu env configuration t),
                                              .ENV T(alu environment t),
                                              .TOP LEVEL SEQ T (alu bench sequence base));
29
      'uvm component utils ( test top );
                                                                                   This is the default top level
                                                                                   virtual sequence that gets
      function new( string name = "", uvm component parent = null );
36
                                                                                   executed
         super.new( name ,parent );
      endfunction
39
40
      virtual function void build phase (uvm phase phase);
52
53
        super.build phase (phase);
54
        configuration.initialize (BLOCK, "uvm test top.environment", alu parameters pkg::interface names, null,
        alu parameters pkg::interface activities);
55
      endfunction
56
    endclass
```



## project\_benches/alu/tb/sequences/src

Default sequence : alu\_bench\_sequence\_base.svh

```
virtual task body();
71
       // Construct sequences here
72
        alu in agent random seq
                                     = alu in agent random seg t::type id::create("alu in agent random seg");
73
74
       // Start RESPONDER sequences here
75
        fork
76
        join none
       // Start INITIATOR sequences here
79
        fork
            repeat (25) alu in agent random seq.start(alu in agent sequencer);
81
        join
82
83
        // UVMF CHANGE ME : Extend the simulation XXX number of clocks after
84
        // the last sequence to allow for the last sequence item to flow
85
        // through the design.
86
       fork
88
         alu in agent config.wait for num clocks (400);
89
         alu out agent config.wait for num clocks (400);
90
       join
91
       endtask
```



### project\_benches/alu/tb/sequences/src

- Default sequence : alu\_bench\_sequence\_base.svh
  - Sequence body (shown on previous slide)
    - creates agent sequences
      - The alu\_out agent is passive so it has no default sequence to run
    - Repeats each agent sequence to run 25 times
      - The default random sequence randomizes and generates 1 transaction.
    - Uses utility methods in agent configs to wait for specified number of clocks
  - Sequence code (not shown)
    - Extends from uvmf\_sequence\_base
    - Defines sequence handles to run on each active agent.
    - Gets the config handles for each agent from the UVM config\_db
    - Gets the sequencer handles for each agent from the UVM config\_db



# **Agenda**

- ALU Overview
- Config Files Explained
- Compile and Simulate Generated Code
- Adding DUT Specific Functionality
- Generate and integrate the Register Model
- Add functional coverage




# **Completing the UVMF Testbench**

- User Modifications To the UVMF Generated Code
  - Having generated the UVMF testbench structure using the Python config files, the user now has to modify certain files to add DUT specific functionality.
  - These modification steps include
    - 1. Adding the DUT & wiring it up to the BFMs and the clock/reset
    - 2. Adding protocol specific information to the driver BFMs
    - 3. Adding protocol specific information to the monitor BFMs
    - 4. Adding DUT specific behavior to the predictor
  - Then the user will need to create additional tests & sequences to exercise the DUT functionality, which requires the following steps
    - 1. Extending the default test to create a new test which overrides the default sequence
    - 2. Extending the default sequence to create a new sequence that generates the desired stimulus for the test.
- The following slides will look at the code changes required to implement each of the above steps



# **Instantiate & Wire Up the DUT**



project\_benches/alu/tb/testbench/hdl\_top.sv


### Clocks & Resets

- The hdl\_top module contains simple clock and reset generation code that the user can modify to change frequencies, add more clocks, etc depending on the need for their specific DUT
- In the case of the ALU IP we can leave this code unmodified.

```
module hdl top;
    // pragma attribute hdl top partition module xrtl
36
    bit rst = 0;
    bit clk:
      // Instantiate a clk driver
      // tbx clkgen
40
      initial begin
       #9ns;
42
43
        clk = ~clk;
44
        forever #5ns clk = ~clk;
4.5
       end
       // Instantiate a rst driver
       initial begin
47
48
          #200ns;
49
          rst <= ~rst:
       end
```



# **Instantiate & Wire Up the DUT**



project\_benches/alu/tb/testbench/hdl\_top.sv


#### The DUT

- The DUT RTL model is located at project\_benches/alu/rtl/verilog/alu.v
   [in the version shipped with the UVMF in the Questa install tree]
- You can copy this file into the corresponding rtl folder under your uvmf\_template\_output/project\_benches/alu/rtl/verilog which was created when you ran your YAML config files

**NOTE**: You do not have to place the DUT RTL code in this this directory. This is merely a placeholder location for DUT source code but it can reside anywhere on disk.




# **DUT-Test Bench Connections**



ALU behavior checked using predictor MUX behavior checked using SVA



# **Instantiate & Wire Up the DUT**



project\_benches/alu/tb/testbench/hdl\_top.sv

#### Instantiate The DUT

- Edit the file project\_benches/alu/tb/testbench/hdl\_top.sv
- Find the comment that says "Instantiate DUT here"
- Add instance of the ALU and wire up ports to the corresponding agent interface

#### **Modified Code**

### Original Code

```
68 B// UVMF_CHANGE_ME : Add DUT and connect to signals in bus interfaces listed above
69 // Instantiate DUT here
70 
71 Binitial begin // tbx vif_binding_block import uvm pkg::uvm config db;
```

```
s module hdl_top/
// pragma attribute hdl_top partition_module_xxtl
hdl_qvip_agents ((.UNIQUE_ID("uvm_test_top.environment.qvip_agents_env."), EKT_CLK_RESET(1)
```

```
UVMF_CHANGE_ME : Add DUT and connect to signals in _bus interfaces listed above
as agn uvm_test_top_environment_qvip_agents_env_qvip_hdl.default_clk_gen_CLK = clk;
Assign uvm test top environment qvip agents env qvip hdl default reset gen RESET - rst;
alu . | OF WIDTH (TEST ALU IN OF WIDTH) ,
      REBULT WIDTH (TEST ALU_OUT REBULT_WIDTH)
                ( alu_in_agent_bus.clk
                ( alu_in_agent_bus.alu_rst
               ( alu_in_agent_bus.ready
               ( alu_in_agent_bus.valid
                ( alu_in_agent_bus.op
                ( alu_in_agent_bus.a
                ( alu_in_agent_bus.b
       .done ...
               ( alu_out_agent_bus.done
       result ( alu_out_agent_bus result
       PADDR ( uvm_test_top_environment_qvip_agents_env_qvip_hdl.apb_master_0_PADDR
                ( uvm_test_top_environment_qvip_agents_env_qvip_hdl.apb_master_0_PSEL
       .PINABLE ( uvm_test_top_environment_qvip_agents_env_qvip_bdl apb_master_0_PENABLE
       .PWRITE ( uvm_test_top_environment_qvip_agents_env_qvip_hdl.apb_master_0_PWRITE
       .PWDATA ( uvm_test_top_environment_qvip_agents_env_qvip_hdl.apb_master_0_PWDATA
       FROATA ( uvm_test_top_environment_qvip_agents_env_qvip_hdl.apb_master_0_PRDATA
       PREADY ( uvm_test_top_environment_qvip_agents_env_qvip_hdl abb_master_0_PREADY
       .PALVERR ( uvm_test_top_environment_qvip_agents_env_qvip_hdl.apb_master_0_PSLVERR
```

#### NOTES:

To get list of interface signals, then the interface files are located at:


- uvmf\_template\_output/verification\_ip/interfaces/alu\_in\_pkg/src/alu\_in\_if.sv
- uvmf\_template\_output/verification\_ip/interfaces/alu\_out\_pkg/src/alu\_out\_if.sv

The testbench reset is passed in to the agent BFM interfaces but the alu rst pin needs to be driven from the alu\_rst pin of the alu\_in BFM. This is required since there in a RST\_OP transaction that can be actioned where the driver will need to activate the reset signal to the DUT.

Need to connect the clk and rst signal from this testbench down into the clock and reset signals of the QVIP environment (see lines 68 and 69 in the 'Modified Code').



# Move the alu\_in\_monitor\_bfm interface connections



project\_benches/alu/tb/testbench/hdl\_top.sv

- The alu\_in\_monitor\_bfm is normally connected directly to the alu\_in\_driver\_bfm
  - We need to move the interface connects to the outputs of the ALU input muxes. Please refer to the block diagram on slide 3.

    Modified Code


#### **Original Code**

```
// Instantiate the signal bundle, monitor bfm and driver bfm for each interface
     // The signal bundle, if, contains signals to be connected to the DUT.
    // The monitor, monitor bim, observes the bus, if, and captures transactions.
    // The driver, driver_bfm, drives transactions onto the bus, _if.
    alu_in_if +(
           .ALU_IN_OP_WIDTH(TEST_ALU_IN_OF_WIDTH)
          | alu_in_agent_bus(
       // pragma uvmf custom alu_in_agent_bus_connections begin
       .clk(clk), rst(rst)
       // pragma uvmf custom alu_in_agent_bus_connections end
    alu_out_if #(
          .ALU_OUT_RESULT_WIDTH(TEST_ALU_OUT_RESULT_WIDTH)
          | alu_out_agent_bus(
       // pragma uvmf custom alu_out_agent_bus_connections begin
       -clk(clk), -rst(rst)
       // pragma uvmf custom alu_out_agent_bus_connections end
    alu in monitor bim # 6
24
           ALU IN OF WIGHR (TREE ALU IN OF WIDTH)
85
           | alu_in_agent_mon_bfm(alu_in_agent_bus_monitor_port);
           .ALU_GOT_RESULT_WIDTH (TEST_ALU_OUT_RESULT_WIDTH)
          | alu_out_agent_mon_bfm(alu_out_agent_bus.monitor_port);
    alu_in_driver_bfm # (
           ALU IN OF WIDTH (TEST ALU IN OF WIDTH)
           ) alu_in_agent_drv_bfm(alu_in_agent_bus.initiator_port);
```

```
// Instantiate the signal bundle, monitor bfm and driver bfm for each interface
     // The signal bundle, _if, contains signals to be connected to the DUT.
67
     // The monitor, monitor_bfm, observes the bus, _if, and captures transactions.
68
     // The driver, driver_bfm, drives transactions onto the bus, _if.
69
     alu_in_if #(
70
           .ALU IN OP WIDTH (TEST ALU IN OP WIDTH)
71
           ) alu_in_agent_bus(
72
        // pragma uvmf custom alu_in_agent_bus_connections begin
73
        .clk(clk), .rst(rst)
74
        // pragma uvmf custom alu_in_agent_bus_connections end
75
        );
     alu_out_if #(
           .ALU_OUT_RESULT_WIDTH(TEST_ALU_OUT_RESULT_WIDTH)
            ) alu_out_agent_bus(
        // pragma uvmf custom alu_out_agent_bus_connections begin
80
        .clk(clk), .rst(rst)
81
        // pragma uvmf custom alu_out_agent_bus_connections end
82
83
     // pragma uvmf custom alu_in_monitor_bus_connections begin
     alu_in_if #(.ALU_IN_OP_WIDTH(TEST_ALU_IN_OP_WIDTH)
85
                ) alu_in_mon_bus(.clk(clk), .rst(rst));
86
87
     assign alu_in_mon_bus.alu_rst = alu_in_agent_bus.alu_rst;
88
     assign alu_in_mon_bus.ready = DUT.ready_o;
89
     assign alu_in_mon_bus.valid
     assign alu_in_mon_bus.op
                                   = DUT.op_i;
     assign alu_in_mon_bus.a
                                   = DUT.a_i;
92
     assign alu_in_mon_bus.b
93
94
     alu_in_monitor_bfm #(
95
           .ALU IN OP WIDTH (TEST ALU IN OP WIDTH)
96
           ) alu_in_agent_mon_bfm(alu_in_mon_bus.monitor_port);
97
     // pragma uvmf custom alu_in_monitor_bus_connections end
     alu out monitor bfm # (
99
            .ALU_OUT_RESULT_WIDTH (TEST_ALU_OUT_RESULT_WIDTH)
            ) alu_out_agent_mon_bfm(alu_out_agent_bus.monitor_port);
     alu in driver bfm # (
102
           .ALU_IN_OP_WIDTH(TEST_ALU_IN_OP_WIDTH)
           ) alu_in_agent_drv_bfm(alu_in_agent_bus.initiator_port);
```



# **Instantiate & Wire Up the DUT**



project\_benches/alu/tb/testbench/hdl\_top.sv

### Compiling The DUT

- Go to the folder project\_benches/alu/sim
- There is a Makefile for Linux users and a run.do for Windows users
- run.do : add the vlog command to compile the alu.v source file
- Makefile: uncomment line 152 which activates the comp\_alu\_dut target. A
  default filename and path is generated in the Makefile (line 123) which you
  would have to modify for other designs.

#### Makefile

```
120 # UVMF_CHANGE_ME : Reference DUT source.
121 alu_DUT =\
122 $(UVMF_PROJECT_DIR)/rt1/verilog/alu.v
```

```
146 # UVMF_CHANGE_ME : Add make target to compile your dut here
147 comp_alu_dut:
148 echo "Compile your DUT here"
149 $(HDL COMP CMD) $(alu DUT)
```


#### run.do

```
echo "Compile your DUT here"

vlog -sv \$env(UVMF_PROJECT_DIR)/rtl/verilog/alu.v
```




# **Instantiate & Wire Up the DUT**



project\_benches/alu/tb/testbench/hdl\_top.sv

- Simulating with the ALU DUT
  - Go to the folder project\_benches/alu/sim
  - Use either the run.do or the Makefile (make debug) to compile and load the simulation
  - Check that there are no compile errors and that the ALU (instance name DUT) appears in the hierarchy of hdl\_top





verification\_ip/interface\_packages/alu\_in\_pkg/src/alu\_in\_driver\_bfm.sv



- Modifying the alu\_in driver BFM
  - Go to the folder verification\_ip/interface\_packages/alu\_in\_pkg/src
  - Edit the file alu\_in\_driver\_bfm.sv and locate the `initiate\_and\_get\_response' task
  - By default the UVMF generator just has 4 consecutive clock delays inserted in to the driver. No data is actually driven onto the alu in bus interface
  - This code needs to be modified to implement the interface protocol

#### Original Code

```
178 // pragma uvmf custom initiate and get response begin
180 // UVMF CHANGE ME
181 // This task is used by an initator. The task first initiates a transfer then
182 // waits for the responder to complete the transfer.
       task initiate_and_get_response(
183
184
           // This argument passes transaction variables used by an initiator
185
           // to perform the initial part of a protocol transfer. The values
186
           // come from a sequence item created in a sequence.
187
           input alu_in_initiator_s alu_in_initiator_struct,
188
           // This argument is used to send data received from the responder
189
           // back to the sequence item. The sequence item is returned to the sequence.
           output alu_in_responder_s alu_in_responder_struct
190
191
           );// pragma tbx xtf
```

```
// Initiate a transfer using the data received.

@ (posedge clk_i);

@ (posedge clk_i);

// Wait for the responder to complete the transfer then place the responder data into

// alu_in_responder_struct.

@ (posedge clk_i);

@ (posedge clk_i);

@ (posedge clk_i);
```



verification\_ip/interface\_packages/alu\_in\_pkg/src/alu\_in\_driver\_bfm.sv



- Modifying the alu\_in driver BFM
  - Replace the 4 consecutive clock cycle delays with the following code

#### **Modified Code**

```
223
        // Initiate a transfer using the data received.
224
        @(posedge clk_i);
225
        case (alu_in_initiator_struct.op)
226
          rst_op : do_assert_rst(alu_in_initiator_struct);
227
          default : alu_in_op(alu_in_initiator_struct);
228
        endcase
229
230
        $display("alu in driver bfm: Inside do transfer()");
231
      endtask
```

#### NOTES:

The reset operation only drives the ALU reset pin and is therefore handled separately in it's own task.

### Add the following 2 tasks to the module

```
task do assert_rst(input alu in_initiator_s alu in_initiator_struct);
235
        $display("%g ********** Starting Reset", $time);
236
        op_o <= alu_in_initiator_struct.op;
237
        alu_rst_o <= 1'b0;
238
        repeat (10) @ (posedge clk i);
239
        alu rst o <= 1'bl;
240
        repeat (5) @ (posedge clk i);
241
        $display("%g ***********
                                      Ending Reset", $time);
      endtask
```

New Code

#### NOTES:

For the reset operation we need to drive the correct op code on to the bus so that the monitor can recognize the reset operation.

```
task alu_in_op(input alu_in_initiator_s alu_in_initiator_struct);
246
        while (ready_i == 1'b0) @(posedge clk_i);
        valid_o <= 1'b1;</pre>
                <= alu_in_initiator_struct.op;
        o_qo
                 <= alu_in_initiator_struct.a;
                 <= alu_in_initiator_struct.b;
        @(posedge clk_i);
        valid_o <= 1'b0;</pre>
        op_o
                <= {3{1'bx}};
                 <= {ALU_IN_OP_WIDTH{1'bx}};
        a_o
                 <= {ALU_IN_OP_WIDTH{1'bx}};
      endtask
```



verification\_ip/interface\_packages/alu\_in\_pkg/src/alu\_in\_driver\_bfm.sv



### Modifying the alu\_in driver BFM

Modify the code that generates the alu\_rst\_o signal as shown below

```
// INITIATOR mode input signals
                                                              // Always block used to return signals to reset
    tri ready_i;
                                                              always @ ( negedge rst_i )
80
    reg ready_o = 'bz;
                                                          147
                                                          148
                                                                  // RESPONDER mode output signals
82
    // INITIATOR mode output signals
                                                                  ready_o <= 'bZ;
                                      Original Code
    tri alu rst i;
                                                                  // INITIATOR mode output signals
    reg alu rst o = 'bz;
                                                                  alu_rst_o <= 'bZ;
          // These are signals marked as 'output' by the config file, but the outputs will
100
          // not be driven by this BFM unless placed in INITIATOR mode.
101
102
          assign bus.alu rst = (initiator responder == INITIATOR) ? alu rst o : 'bz;
          assign alu rst i = bus.alu rst;
103
     // INITIATOR mode input signals
                                                                     145
                                                                          // Always block used to return signals to reset
79
     tri ready i;
                                                                          always @ ( negedge rst_i )
80
         ready o = 'bl;
                                                                     147
                                                                             begin
81
                                                                     148
                                                                              // RESPONDER mode output signals
                                                                     149
                                                                              ready_o <= 'bl;
82
     // INITIATOR mode output signals
                                               Modified Code
                                                                     150
                                                                              // INITIATOR mode output signals
83
     tri alu rst i;
                                                                     151
                                                                              alu rst o <= 'bl;
     reg alu_rst_o = 'bl;
84
                                                                              valid o <= 'bz;
          // These are signals marked as 'output' by the config file, but the outputs will
 100
 101
          // not be driven by this BFM unless placed in INITIATOR mode.
          assign bus.alu rst = (initiator responder == INITIATOR) ? (alu rst o && rst i) : 'bz;
 102
 103
           assign alu rst i = bus.alu rst;
```

#### NOTES:


- alu\_rst is active low so we initialize the default value of alu\_rst\_o to be '1'.
- We want to reset the ALU if either the top level reset (rst\_i) is active or when a RST\_OP operation is received which drives alu\_rst\_i low. So we logically AND the 2 reset driving signals alu\_rst\_



verification\_ip/interface\_packages/alu\_in\_pkg/src/alu\_in\_driver\_bfm.sv



- Checking the driver BFM code changes
  - Use the run.do or the Makefile (make debug) to check that there are no compilation errors in the code you have modified/added.
  - If you look at the ALU signals (alu\_in\_agent\_bus & alu\_out\_agent\_bus) you will see that the testbench is sending operations to the ALU and that results are being generated.
  - 2. The transactions are still showing incorrect value since the monitor code has not been modified yet. We will fix this next.
  - 3. Some transactions are being sent during the reset period. We will fix this later.



verification\_ip/interface\_packages/alu\_in\_pkg/src/alu\_in\_monitor\_bfm.sv



- Modifying the alu\_in monitor BFM
  - Go to the folder verification\_ip/interface\_packages/alu\_in\_pkg/src
  - Edit the file alu\_in\_monitor\_bfm.sv and locate the 'do\_monitor' task
  - By default the UVMF generator just has 4 consecutive clock delays inserted in to the monitor. No data is actually read from the alu\_in bus interface
  - This code needs to be modified to implement the interface protocol


#### **Original Code**

137

```
task do monitor (output alu in monitor s alu in monitor struct);
       // pragma uvmf custom do_monitor begin
       // UVMF_CHANGE_ME : Implement protocol monitoring. The commented reference code
       // below are examples of how to capture signal values and assign them to
160
       // structure members. All available input signals are listed. The 'while'
       // code example shows how to wait for a synchronous flow control signal. This
       // task should return when a complete transfer has been observed. Once this task is
163
       // exited with captured values, it is then called again to wait for and observe
164
        // the next transfer. One clock cycle is consumed between calls to do monitor.
165
       @ (posedge clk i);
166
       @ (posedge clk i);
167
       @(posedge clk i);
168
       @(posedge clk_i);
        // pragma uvmf custom do_monitor end
```

#### **NOTES**

This is why we see the alu\_in\_transactions are all 4 cycles long and the displayed data values are just the language type defaults





verification\_ip/interface\_packages/alu\_in\_pkg/src/alu\_in\_monitor\_bfm.sv



- Modifying the alu\_in monitor BFM
  - Replace the 4 consecutive clock cycle delays with the following code

```
while (alu_rst_i == 1'b0) @(posedge clk_i);
166
167
168
        @ (posedge valid i or negedge alu rst i);
        alu_in_monitor_struct.op = alu_in_op_t'(op_i);
169
        alu in monitor struct.a = a i;
170
        alu_in_monitor_struct.b = b_i;
171
172
173
        // pragma uvmf custom do_monitor end
174
      endtask
```

#### **Modified Code**

#### **NOTES**


- Wait until reset goes active
- Read bus values when valid goes high



verification\_ip/interface\_packages/alu\_in\_pkg/src/alu\_in\_monitor\_bfm.sv



- Checking the monitor BFM code changes
  - Use the run.do or the Makefile (make debug) to check that there are no compilation errors in the code you have modified/added.
  - 1. The alu\_in transactions are now showing the actual stimulus data values and the transaction lengths match the corresponding pin signal activity.
  - 2. The alu\_out\_transactions are still showing default values since we have not modified the alu out driver BFM code yet.
  - 3. Some transactions are being sent during the reset period. We will fix this later.




## **Adding Protocol Information To The Monitor BFM**

verification\_ip/interface\_packages/alu\_out\_pkg/src/alu\_out\_monitor\_bfm.sv



- Modifying the alu\_out monitor BFM
  - Go to the folder verification\_ip/interface\_packages/alu\_out\_pkg/src
  - Edit the file alu\_out\_monitor\_bfm.sv and locate the 'do\_monitor' task
  - By default the UVMF generator just has 4 consecutive clock delays inserted in to the monitor. No data is actually read from the alu\_out bus interface
  - This code needs to be modified to implement the interface protocol

#### **Original Code**



## **Adding Protocol Information To The Monitor BFM**

verification\_ip/interface\_packages/alu\_out\_pkg/src/alu\_out\_monitor\_bfm.sv



- Modifying the alu\_out monitor BFM
  - Replace the 4 consecutive clock cycle delays with the following code

#### **Modified Code**

```
// the next transfer. One clock cycle is consumed between calls to do_monitor.

while ( done_i == 1'b0 ) @(posedge clk_i);
alu_out_monitor_struct.result = result_i;

// pragma uvmf custom do_monitor end
endtask
```

#### NOTES

- Wait until done\_i goes high
- · Read result value




## **Adding Protocol Information To The Monitor BFM**

verification\_ip/interface\_packages/alu\_out\_pkg/src/alu\_out\_monitor\_bfm.sv



- Checking the monitor BFM code changes
  - Use the run.do or the Makefile (make debug) to check that there are no compilation errors in the code you have modified/added.
  - 1. The alu\_out transactions are now showing the actual result data values and the transaction lengths match the corresponding pin signal activity.
  - 2. Some transactions are still being sent during the reset period. We will fix this next.



#### **Delaying Sequence Activity During Reset**

project\_benches/alu/tb/sequences/src/
alu\_bench\_sequence\_base.svh



- Modifying the ALU default sequence
  - Go to the folder project\_benches/alu/tb/sequences/src
  - Edit the file alu\_bench\_sequence\_base.svh and locate the 'body' task
  - A repeat loop starts the sequence on the alu\_in\_agent at time 0
  - We need to add some code to delay starting the stimulus generation until the reset is inactive

**Original Code** 

```
virtual task body();
       // Construct sequences here
       alu_in_agent_random_seq
                                    = alu_in_agent_random_seq_t::type_id::create("alu_in_agent_random_seq");
87
         alu_in_agent_config.wait_for_reset();
88
         alu_out_agent_config.wait_for_reset();
89
       reg_model.reset();
       // Start RESPONDER sequences here
92
       join_none
       // Start INITIATOR sequences here
         repeat (25) alu_in_agent_random_seq.start(alu_in_agent_sequencer);
       join
       // UVMF_CHANGE_ME : Extend the simulation XXX number of clocks after
       // the last sequence to allow for the last sequence item to flow
       // through the design.
101
       fork
102
         alu_in_agent_config.wait_for_num_clocks(400);
103
         alu_out_agent_config.wait_for_num_clocks(400);
04
       join
```



## **Delaying Sequence Activity During Reset**

project\_benches/alu/tb/sequences/src/
alu\_bench\_sequence\_base.svh



- Modifying the ALU default sequence
  - Replace the RESPONDER fork/join with the code shown below
  - This calls some utility tasks provided in the agent configuration class

```
wait_for_resetwaits until the reset signal has been deassertedwait_for_num_clockswaits for the specified number of clock cycles
```

```
// Delay start of sequence until reset has ended and then wait a few clocks after that
alu_in_agent_config.wait_for_reset();
alu_in_agent_config.wait_for_num_clocks(10);

reg_model.reset();
// Start RESPONDER sequences here
fork
```

**Modified Code** 



#### **Adding DUT Behaviour To The Predictor**

verification\_ip/environment\_packages/alu\_env\_pkg/src/alu\_predictor.svh



- Modifying the ALU predictor
  - Go to the folder verification\_ip/environment\_packages/alu\_env\_pkg/src
  - Edit the file alu\_predictor.svh and locate the 'write\_alu\_in\_agent\_ae' function
  - Transactions received through alu\_in\_agent\_ae initiate the execution of this function
  - This function performs prediction of DUT output values based on DUT input, configuration and state
  - This code needs to be modified to implement the DUT functionality

#### **Original Code**

```
// FUNCTION: write alu in agent ae
    // Transactions received through alu in_agent_ae initiate the execution of this function.
79
    // This function performs prediction of DUT output values based on DUT input, configuration and state
    virtual function void write_alu_in_agent_ae(alu_in_transaction #(.ALU_IN_OP_WIDTH(ALU_IN_OP_WIDTH)) t);
80
81
      // pragma uvmf custom alu_in_agent_ae_predictor begin
82
       'uvm info("PRED", "Transaction Received through alu in agent ae", UVM MEDIUM)
83
      `uvm info("PRED", {"
                                       Data: ",t.convert2string()}, UVM FULL)
84
      // Construct one of each output transaction type.
      alu sb ap_output_transaction = alu sb ap_output_transaction_t::type_id::create("alu sb ap_output_transaction");
85
86
       // UVMF_CHANGE_ME: Implement predictor model here.
       'uvm info("UNIMPLEMENTED PREDICTOR MODEL", "**
   *", UVM NONE)
       'uvm_info("UNIMPLEMENTED_PREDICTOR_MODEL", "UVMF_CHANGE_ME: The alu_predictor::write_alu_in_agent_ae_function_needs
   iction model", UVM_NONE)
       'uvm info("UNIMPLEMENTED PREDICTOR MODEL"
   *", UVM NONE)
```



#### **Adding DUT Behaviour To The Predictor**

verification\_ip/environment\_packages/alu\_env\_pkg/src/alu\_predictor.svh



#### Modifying the ALU predictor

- Insert the following case statement into the task to implement the ALU operations
- Note that we deliberately ignore the RST\_OP op code, taking care not to write a transaction out to the analysis export (which is connected to the scoreboard). Also note the removal of lines 75 and 76 from the original code.

```
// Construct one of each output transaction type.
73
        alu_sb_ap_output_transaction = alu_out_transaction #()::type_id::create("alu_sb_ap_output_transaction");
74
75
            case (t.op)
76
              add op: begin
                         alu sb ap output transaction.result = t.a + t.b;
78
                         `uvm info("PREDICT", {"ALU OUT: ", alu sb ap output transaction.convert2string()}, UVM MEDIUM);
79
                         // Code for sending output transaction out through alu sb ap
80
                         alu sb ap.write(alu sb ap output transaction);
81
82
              and op: begin
83
                         alu sb ap output transaction.result = t.a & t.b;
84
                         `uvm info("PREDICT",{"ALU OUT: ",alu sb ap output transaction.convert2string()},UVM MEDIUM);
85
                         // Code for sending output transaction out through alu sb ap
86
                         alu sb ap.write(alu sb ap output transaction);
87
                      end
88
              xor op: begin
89
                         alu_sb_ap_output_transaction.result = t.a ^ t.b;
90
                         `uvm info("PREDICT",{"ALU_OUT: ",alu_sb_ap_output_transaction.convert2string()},UVM_MEDIUM);
91
                         // Code for sending output transaction out through alu sb ap
92
                         alu sb ap.write(alu sb ap output transaction);
93
                      end
              mul op: begin
95
                         alu sb ap output transaction.result = t.a * t.b;
96
                         `uvm info("PREDICT",{"ALU OUT: ",alu sb ap output transaction.convert2string()},UVM MEDIUM);
97
                         // Code for sending output transaction out through alu sb ap
98
                         alu sb ap.write(alu sb ap output transaction);
99
            endcase // case (op set)
101
                                                                                                   Modified Code
        endfunction
```




#### **Adding DUT Behaviour To The Predictor**

verification\_ip/environment\_packages/alu\_env\_pkg/src/alu\_predictor.svh



- Checking the predictor code changes
  - Use the run.do or the Makefile (make debug) to check that there are no compilation errors in the code you have modified/added.
  - 1. The alu\_out transactions are now showing the actual result data values and the transaction lengths match the corresponding pin signal activity.
  - 2. Transactions are no longer being sent during the reset period.








#### **Status So Far**

- Basic ALU operation appears to be working
  - 1. There should be no errors at this stage. In the wave window there should be no red triangles, which would indicate UVM Errors from the scoreboard




#### Still To Do

- Create a new test & sequence to exercise the RST\_OP which is currently not being tested.
- This is due to the constraint we specified back in the YAML config file for the alu\_in interface which only selects from the following ALU operations.

```
//Constraints for the transaction variables:
    constraint valid_op_c { op inside {no_op, add_op, and_op, xor_op, mul_op}; }
```



# Creating an interface reset sequence verification\_ip/interface\_packages/alu\_in\_pkg/src




verification\_ip/interface\_packages/alalu\_in\_reset\_sequence.svh

- UVMF Generated Sequence
  - alu\_in agent was generated with the following sequence
     interface\_packages/alu\_in\_pkg/src/alu\_in\_random\_sequence.svh
  - 2. It randomizes ALU operations, selecting from no\_op, add\_op, and\_op, xor\_op & mul\_op
  - 3. Copy the alu\_in\_random\_sequence.svh file to alu\_in\_reset\_sequence.svh
  - 4. Edit the sequence and change all references to alu\_in\_random\_sequence to alu\_in\_reset\_sequence.
  - 5. After the randomization of the alu\_in\_transaction, set the ALU op = RST OP



#### Creating an interface reset sequence


#### verification\_ip/interface\_packages/alu\_in\_pkg/src alu\_in\_reset\_sequence.svh



```
Eclass alu in reset sequence #(
21
            int ALU IN OP WIDTH = 8
22
    extends alu in sequence base
24
                                    .ALU_IN_OP_WIDTH(ALU_IN_OP_WIDTH)
                                   ) ;
26
27
        `uvm object param utils ( alu in reset sequence #(
28
                                 ALU IN OP WIDTH
29
                                  ))
31
32
       function new(string name = "");
33
          super.new(name);
34
       endfunction: new
36
41
       task body():
42
43
         begin
44
           // Construct the transaction
45
           req=alu in transaction #(
                      .ALU IN OP WIDTH (ALU_IN_OP_WIDTH)
46
47
                     ) ::type id::create("req");
48
49
            start item(req);
50
           // Randomize the transaction
51
           if(!req.randomize()) 'uvm fatal("RANDOMIZE FAILURE", "alu in reset sequence::body()-alu in transaction")
           // force the operation to be a reset.
53
            req.op = rst op;
54
           // Send the transaction to the alu in driver bfm via the sequencer and alu in driver.
55
            finish item(req);
56
            'uvm info( reset sec response from driver, reg.convert2string(), UVM MEDIUM)
57
          end
58
59
       endtask: body
60
                                                                                                 Modified Code
     endclass: alu in reset sequence
```

#### **Creating an interface reset sequence**

verification\_ip/interface\_packages/alu\_in\_pkg alu\_in\_pkg.sv



#### **STEPS**

- Update the alu\_in\_pkg to include the newly created alu\_in\_reset\_sequence.svh file
- The compilation script will compile this package and therefore all files that it includes

```
31 package alu_in_pkg;
32
33
     import uvm pkq::*;
34
     import uvmf_base_pkg_hdl::*;
     import uvmf_base_pkg::*;
     import alu in pkg hdl::*;
     `include "uvm_macros.svh"
39
40
     // pragma uvmf custom package_imports_additional begin
41
     // pragma uvmf custom package_imports_additional end
42
43
     `include "src/alu_in_macros.svh"
44
45
     export alu_in_pkg_hdl::*;
46
47
48
49
     // Parameters defined as HVL parameters
50
      'include "src/alu_in_typedefs.svh"
52
     `include "src/alu_in_transaction.svh"
     `include "src/alu_in_configuration.svh"
      'include "src/alu in driver.svh"
56
     'include "src/alu in monitor.svh"
57
58
     'include "src/alu_in_transaction_coverage.svh"
     'include "src/alu_in_sequence_base.svh"
60
     'include "src/alu_in_random_sequence.svh"
61
62
     `include "src/alu_in_responder_sequence.svh"
63
     'include "src/alu_in2reg_adapter.svh"
65
     'include "src/alu_in_agent.svh"
66
67
     // pragma uvmf custom package_item_additional begin
     // UVMF_CHANGE_ME : When adding new interface sequences to the src directory
69
           be sure to add the sequence file here so that it will be
70
            compiled as part of the interface package. Be sure to place
            the new sequence after any base sequences of the new sequence.
     'include "src/alu_in_reset_sequence.svh"
73
     // pragma uvmf custom package_item_additional end
                                                                 Modified Code
74
  endpackage
```



project\_benches/alu/tb/sequences/src alu\_random\_sequence.svh



- UVMF Generated Sequence
  - 1. alu\_in bench was generated with the following virtual sequence

    project\_benches/alu/tb/sequences/src/alu\_bench\_sequence\_base.svh
  - 2. This is the default sequence that gets ran by the default test.
  - 3. Extend this sequence to create a new sequence called alu\_random\_sequence.
  - 4. We have the handle for the alu\_in\_random sequence from the base class, but we need to define a handle for the new alu\_in\_reset\_sequence
  - 5. In the body of the sequence we will generate some random ALU operations, followed by a reset operation and then we will generate some more random ALU operations.



#### project\_benches/alu/tb/sequences/src alu\_random\_sequence.svh



```
18 class alu_random_sequence extends alu_bench_sequence_base;
19
20
     'uvm_object_utils( alu_random_sequence )
21
22
     // Instantiate sequences here
    typedef alu_in_reset_sequence #(
23
           .ALU IN OP WIDTH (TEST ALU IN OP WIDTH)
24
25
           ) alu_in_agent_reset_seq_t;
    alu_in_agent_reset_seq_t alu_in_agent_reset_seq;
26
27
28
29
     function new( string name = "" );
       super.new( name );
30
31
    endfunction
32
33
34
     virtual task body();
35
       // Construct sequences here
36
      alu_in_agent_random_seq
                                  = alu_in_agent_random_seq_t::type_id::create("alu_in_agent_random_seq");
37
      alu_in_agent_reset_seq
                                  = alu in agent reset seg t::type id::create("alu in agent reset seg");
38
39
      // Delay start of sequence until reset has ended and then wait a few clocks after that
40
41
       alu_in_agent_config.wait_for_reset();
42
       alu_in_agent_config.wait_for_num_clocks(10);
43
44
       repeat (10) alu in agent random seg.start(alu in agent seguencer);
       alu in agent reset seg.start(alu in agent seguencer);
45
46
      repeat (5) alu in agent random seq.start(alu in agent sequencer);
47
      // UVMF_CHANGE_ME : Extend the simulation XXX number of clocks after
48
      7/ the last sequence to allow for the last sequence item to flow
49
      // through the design.
50
       alu in agent config.wait for num clocks(50);
51
                                                                                      New Sequence Code
52
53
     endtask
```

## Creating a new bench level sequence

project\_benches/alu/tb/sequences
alu\_sequence\_pkg.sv



#### **STEPS**

- Update the alu\_sequences\_pkg to include the newly created alu\_random\_sequence.svh file
- The compilation script will compile this package and therefore all files that it includes

```
package alu_sequences_pkg;
     import uvm_pkg::*;
24
     import uvmf_base_pkg::*;
     import mvc_pkg::*;
26
     import mgc_apb3_v1_0_pkg::*;
27
     import alu_in_pkg::*;
28
     import alu_in_pkg_hdl::*;
29
     import alu out pkg::*;
     import alu_out_pkg_hdl::*;
30
31
     import alu_parameters_pkg::*;
32
     import alu_env_pkg::*;
33
     import qvip_agents_params_pkg::*;
34
     import alu_reg_pkg::*;
35
     'include "uvm macros.svh"
36
37
     // pragma uvmf custom package_imports_additional begin
38
     // pragma uvmf custom package imports additional end
39
40
     'include "src/alu_bench_sequence_base.svh"
     'include "src/register test sequence.svh"
41
42
     'include "src/example_derived_test_sequence.svh"
43
44
     // pragma uvmf custom package_item_additional begin
     // UVMF_CHANGE_ME : When adding new sequences to the src directory
           be sure to add the sequence file here so that it will be
46
           compiled as part of the sequence package. Be sure to place
           the new sequence after any base sequences of the new sequence.
48
     'include "src/alu_random_sequence.svh"
49
     // pragma uvmf custom package_item_additional end
50
```

Modified Code



#### **Adding a New UVM Test**

# project\_benches/alu/tb/tests/src alu\_random\_test.svh



- Example derived test provided in
  - tests/src/example\_dervied\_test.svh
  - Create a new test, alu\_random\_test & extend it from test\_top
  - 2. In the build phase, specify a factory override of the default sequence (which is *alu\_bench\_sequence\_base*) to replace it with the new sequence *alu\_random\_sequence*.

```
19 class alu_random_test extends test_top;
20
21
     'uvm_component_utils( alu_random_test );
22
23
     function new ( string name = "", uvm component parent = null );
24
       super.new( name, parent );
25
     endfunction
26
27
     virtual function void build_phase(uvm_phase phase);
       // The factory override below is an example of how to replace the alu_bench_sequence_base
28
29
       // sequence with the example derived test sequence.
       alu bench sequence base::type id::set type override(alu random sequence::get type());
30
      // Execute the build phase of test top AFTER all factory overrides have been created.
31
32
       super.build_phase(phase);
       // pragma uvmf custom configuration_settings_post_randomize begin
33
      // UVMF CHANGE ME Test specific configuration values can be set here.
34
35
       // The configuration structure has already been randomized.
36
       // pragma uvmf custom configuration_settings_post_randomize end
3.7
     endfunction
                                                                                      New Code
38
39 endclass
```



#### **Adding a New UVM Test**

project\_benches/alu/tb/tests
alu\_test\_pkg.sv



Add the new test to the alu\_test\_pkg

```
package alu_tests_pkg;
22
23
      import uvm pkg::*;
24
      import uvmf_base_pkg::*;
25
      import alu_parameters_pkg::*;
26
      import alu env pkg::*;
27
      import alu_sequences_pkg::*;
28
     import alu_in_pkg::*;
29
     import alu_in_pkg_hdl::*;
30
     import alu_out_pkg::*;
     import alu_out_pkg_hdl::*;
31
32
      import qvip_agents_pkg::*;
33
      import mvc_pkq::*;
34
      import mgc_apb3_v1_0_pkg::*;
35
36
37
      `include "uvm_macros.svh"
38
     // pragma uvmf custom package_imports_additional begin
39
40
     // pragma uvmf custom package_imports_additional end
41
42
      'include "src/test top.svh"
43
      `include "src/register_test.svh"
44
      'include "src/example_derived_test.svh"
45
46
     // pragma uvmf custom package item_additional begin
47
     // UVMF_CHANGE_ME : When adding new tests to the src directory
48
           be sure to add the test file here so that it will be
49
           compiled as part of the test package. Be sure to place
           the new test after any base tests of the new test.
50
      `include "src/alu_random_test.svh"
51
     // pragma uvmf custom package item additional end
52
```

**Modified Code** 





#### **Simulating The New Test**

- Go to the *project\_benches/alu/sim* folder
- Windows Users
  - Edit run.do and modify the modify the last line where +UVM\_TESTNAME specifies the test to run

```
vopt -32 +acc hvl_top hdl_top -o optimized_debug_top_tb
vsim -i -32 -sv_seed random +UVM_TESTNAME=alu_random_test +UVM_VERBOSITY=UVM_HIGH
34
```

- Linux Users
  - Execute 'make debug TEST\_NAME=alu\_random\_test'





## **Simulating The New Test**

- Observe from the wave window
  - 1. No operations occur during the reset
  - 2. 10 random operations are then applied to the ALU
  - 3. A reset is then applied to the ALU
  - 4. 5 further random operations are then applied to the ALU





#### **Adding Color To The Transactions**

verification\_ip/interface\_packages/alu\_in\_pkg/src alu\_in\_transaction.svh



- Edit the file alu\_in\_transaction.svh
- Find the function called 'add\_to\_wave'
  - It contains some comments about adding color to the transactions
  - Add the code highlighted below to the function which will assign a different color to the transactions depending on the opcode value

```
92
        virtual function void add to wave(int transaction viewing stream h);
          if (transaction view h == 0)
 93
            transaction view h = $begin transaction(transaction viewing stream h, "alu in transaction", start time);
 95
          case (op)
 96
            no op : $add color(transaction view h, "grey");
            add op : $add color(transaction view h, "green");
 97
            and op : $add color(transaction view h, "orange");
 98
            xor op : $add color(transaction view h, "red");
 99
            mul op : $add color(transaction view h, "yellow");
            rst op : $add color(transaction view h, "blue");
102
            default : $add color(transaction view h, "grey");
103
          endcase
104
          super.add to wave(transaction view h);
      // UVMF CHANGE ME : Eliminate transaction variables not wanted in transaction viewing in the waveform viewer
105
106
          $add attribute(transaction view h,op,"op");
107
          $add attribute(transaction view h,a,"a");
108
          $add attribute(transaction view h,b,"b");
          $end transaction(transaction view h,end time);
109
          $free transaction(transaction view h);
        endfunction
```





#### **Re-Simulate The New Test**


- Observe from the wave window
  - 1. The alu\_in transactions are now color coded depending on the op code
  - 2. The colors match those specified in the add\_to\_wave function of the alu\_in\_transaction class



That Completes The Steps To Get The UVMF Environment Running



project\_benches/alu/tb/sequences/src apb3\_random\_sequence.svh




- APB QVIP Example Sequence
  - QVIP ships with example tests and sequences for all supported protocols

**\$QUESTA\_MVC\_HOME/examples** 

- 2. Copy the \$QUESTA\_MVC\_HOME/examples/apb3/register\_layering/apb\_bus\_sequ ence.svh file to apb3\_random\_sequence.svh (see path in slide title)
- 3. Edit the sequence and change all references from apb\_bus\_sequence to apb3\_random\_sequence. We will use this sequence to write to the ALU memory.
- 4. We will then modify the address randomization to only allow addresses from 0x10 to 0x1000.



project\_benches/alu/tb/sequences/src
apb3\_random\_sequence.svh






```
19 class apb3 random sequence #( int SLAVE COUNT = 1 ,
20
                              int ADDRESS WIDTH = 32,
21
                              int WDATA WIDTH = 32,
                              int RDATA WIDTH = 32 ) extends mvc sequence;
22
23
24
     typedef apb3 host write
                                 #(SLAVE COUNT,
25
                                   ADDRESS WIDTH.
26
                                   WDATA WIDTH,
27
                                   RDATA WIDTH) wr txn t;
28
29
     typedef apb3 host read
                                 #(SLAVE COUNT,
30
                                   ADDRESS WIDTH,
31
                                   WDATA WIDTH,
32
                                   RDATA WIDTH) rd txn t;
33
34
     typedef apb3 random sequence #(SLAVE COUNT,
35
                                 ADDRESS WIDTH,
36
                                 WDATA WIDTH,
37
                                 RDATA WIDTH) this t;
38
39
     typedef apb3 vip config
                                 #(SLAVE COUNT,
40
                                   ADDRESS WIDTH,
41
                                   WDATA WIDTH,
42
                                   RDATA WIDTH) cfg t;
43
                                                               Modified Code
44
     'uvm object param utils( this t )
```




# project\_benches/alu/tb/sequences/src apb3\_random\_sequence.svh



```
task body ();
74
75
        write item t write item = write item t::type id::create("write seq");
7.6
        read item t read item = read item t::type id::create("read seg");
77
78
        apb3_config = cfg_t::get_config(m_sequencer);
79
80
81
        apb3 config.wait for reset();
82
        apb3_config.wait_for_clock();
83
84
85
      start item ( write item );
     if (!write item.randomize() with
86
                                         'h10 <= write item.addr && write item.addr < 'h1000;
87
88
         ) 'uvm_fatal("apb3 random_sequence", "Randomization failure in write transaction")
89
     finish item ( write item );
90
91
92
      start item ( read item );
     if (!read_item.randomize() with (read_item.slave_id == write_item.slave_id;
93
94
                                                            == write item.addr;
                                        read item.addr
95
         ) 'uvm fatal("apb3 random sequence", "Randomization failure in write transaction")
96
97
      finish item ( read item );
98
99
                                                                                 Modified Code
1.0.0
      endtask
```



project\_benches/alu/tb/sequences/
alu\_sequences\_pkg.sv



#### **STEPS**

- Update the alu\_sequences\_pkg to include the newly created apb3\_random\_sequence.svh file
- The compilation script will compile this package and therefore all files that it includes

```
22 package alu_sequences_pkg;
     import uvm_pkg::*;
24
     import uvmf_base_pkg::*;
     import mvc_pkg::*;
26
     import mgc_apb3_v1_0_pkg::*;
27
     import alu_in_pkg::*;
28
     import alu_in_pkg_hdl::*;
     import alu_out_pkg::*;
29
30
     import alu_out_pkg_hdl::*;
31
     import alu_parameters_pkg::*;
32
     import alu_env_pkg::*;
33
     import qvip_agents_params_pkg::*;
     import alu reg pkg::*;
35
     'include "uvm_macros.svh"
36
37
     // pragma uvmf custom package imports additional begin
38
     // pragma uvmf custom package imports additional end
39
     'include "src/alu bench sequence base.svh"
40
     'include "src/register test sequence.svh"
41
42
     'include "src/example derived test sequence.svh"
43
44
     // pragma uvmf custom package item additional begin
45
     // UVMF_CHANGE_ME : When adding new sequences to the src directory
46
           be sure to add the sequence file here so that it will be
47
           compiled as part of the sequence package. Be sure to place
48
           the new sequence after any base sequences of the new sequence.
49
     'include "src/alu random sequence.svh"
50
     'include "src/apb3 random sequence.svh"
51
     // pragma uvmf custom package_item_additional end
52
53 endpackage
```

**Modified Code** 



project\_benches/alu/tb/sequences/src
apb3\_alu\_random\_sequence.svh



- APB QVIP Example Sequence
  - Copy the apb3\_random\_sequence.svh to apb3\_alu\_random\_sequence.svh (see path in slide title)
  - 2. Edit the sequence and change all references of apb3\_random\_sequence to apb3\_alu\_random\_sequence. We will use this sequence to perform ALU operations.
  - 3. In the body of the sequence we will write a random ALU operand to Operand A and Operand B, then we will write a random ALU operation to the ALU, and finally we will write a 0x1 to the ALU control register to force the ALU to perform the operation. We will then write and read some random locations in the APB slave memory.



project\_benches/alu/tb/sequences/src
apb3\_alu\_random\_sequence.svh



2

```
19 class apb3 alu random sequence #( int SLAVE COUNT
20
                             int ADDRESS WIDTH = 32,
21
                             int WDATA WIDTH = 32,
22
                             int RDATA WIDTH
                                              = 32 ) extends mvc sequence;
23
24
     typedef apb3 host write
                                #(SLAVE COUNT,
25
                                   ADDRESS WIDTH,
26
                                  WDATA WIDTH,
27
                                  RDATA WIDTH) wr txn t;
28
29
     typedef apb3 host read
                                #(SLAVE COUNT,
30
                                  ADDRESS WIDTH,
31
                                  WDATA WIDTH,
32
                                  RDATA WIDTH) rd txn t;
33
     typedef apb3 alu random sequence #(SLAVE COUNT,
34
35
                                 ADDRESS WIDTH,
36
                                WDATA WIDTH.
37
                                RDATA WIDTH) this t;
38
     typedef apb3 vip config
39
                                #(SLAVE COUNT,
40
                                  ADDRESS WIDTH,
41
                                  WDATA WIDTH,
42
                                  RDATA WIDTH) cfg t;
                                                           New Sequence Code
43
44
      uvm object param utils( this t )
```



# project\_benches/alu/tb/sequences/src apb3\_alu\_random\_sequence.svh



```
task body ();
76
       write_item_t write_item = write_item_t::type_id::create("write_seq");
       read_item_t read_item = read_item_t::type_id::create("read_seq");
       apb3_config = cfg_t::get_config(m_sequencer);
       apb3_config.wait_for_reset();
       apb3_config.wait_for_clock();
       // Write Operand A through APB
       start_item( write_item );
        if (!write item.randomize() with (write item.addr == 'h0;)
            ) 'uvm_error("APB3_ALU_RANDOM_SEQUENCE", "Randomization failure for write transaction"
       finish_item( write_item );
       // Write Operand B through APB
       start_item( write_item );
        if ( !write_item.randomize() with (write_item.addr == 'h4;)
            ) "uvm_error("APB3_ALU_RANDOM_SEQUENCE", "Randomization failure for write transaction"
       finish_item( write_item );
       // Write Operation through APB
       start item ( write item );
       if ( !write_item.randomize() with (write_item.addr == 'h8;
                                            'h0 < write_item.wr_data && write_item.wr_data <= 'h4;
            ) 'uvm error("APB3_ALU_RANDOM_SEQUENCE", "Randomization failure for write transaction"
       finish_item( write_item );
       // Write Control Register through APB to perform the Operation
       start item ( write item );
        if (!write_item.randomize() with (write_item.addr == 'h10;
                                            write_item.wr_data == 'h1;}
            ) 'uvm_error("APB3_ALU_RANDOM_SEQUENCE", "Randomization failure for write transaction"
       finish item ( write item );
       // Execute write followed by read to the same address and slave ID
       start item ( write item );
        if ( !write_item.randomize() with (
                                            'h10 <= write_item.addr && write_item.addr < 'h1000;
            ) 'uvm_error("APB3_ALU_RANDOM_SEQUENCE",
                         "Randomization failure for write transaction")
       finish_item( write_item );
       start_item ( read_item );
         if ( !read_item.randomize() with (
                                           read_item.addr == write_item.addr;
                                           read_item.slave_id == write_item.slave_id;
            ) 'uvm_error("APB3_ALU_RANDOM_SEQUENCE",
                         "Randomization failure for read transaction")
126
       finish item ( read item );
127
     endtask
```

New Sequence Code



#### Creating a new bench level sequence

project\_benches/alu/tb/sequences
alu\_sequence\_pkg.sv



#### **STEPS**

- Update the alu\_sequences\_pkg to include the newly created apb3\_alu\_random\_sequence.svh file
- The compilation script will compile this package and therefore all files that it includes

```
22 package alu_sequences_pkg;
     import uvm_pkg::*;
24
     import uvmf base pkg:: *;
     import mvc_pkq::*;
     import mgc_apb3_v1_0_pkg::*;
27
     import alu in pkg::*;
     import alu_in_pkg_hdl::*;
29
     import alu out pkg::*;
30
     import alu_out_pkg_hdl::*;
     import alu_parameters_pkg::*;
31
32
     import alu_env_pkg::*;
33
     import qvip_agents_params_pkg::*;
34
     import alu reg pkg::*;
35
     'include "uvm_macros.svh"
36
37
     // pragma uvmf custom package_imports_additional begin
     // pragma uvmf custom package_imports_additional end
38
39
40
     'include "src/alu_bench_sequence_base.svh"
41
     'include "src/register_test_sequence.svh"
42
     'include "src/example_derived_test_sequence.svh"
43
44
     // pragma uvmf custom package_item_additional begin
45
    // UVMF CHANGE ME : When adding new sequences to the src directory
           be sure to add the sequence file here so that it will be
47
           compiled as part of the sequence package. Be sure to place
           the new sequence after any base sequences of the new sequence.
     `include "src/alu_random_sequence.svh"
     'include "src/apb3 random sequence.svh"
    'include "src/apb3_alu_random_sequence.svh"
52
     // pragma uvmf custom package_item_additional end
53
54 endpackage
```

**Modified Code** 



## Modify the bench virtual sequence

project\_benches/alu/tb/sequences/src alu\_random\_sequence.svh



#### UVMF Generated Sequence

- Add a new handle for the apb3\_random\_sequence and the apb3\_alu\_random\_sequence.
- 2. Add the random APB sequences after the existing ALU sequences.



#### project\_benches/alu/tb/sequences/src alu\_random\_sequence.svh



```
typedef apb3_random_sequence #(.SLAVE_COUNT
29
                                    .ADDRESS_WIDTH (TEST_APB_ADDR_WIDTH),
30
                                                    (TEST_APB_WDATA_WIDTH),
                                    .WDATA WIDTH
31
                                    .RDATA WIDTH
                                                   (TEST_APB_RDATA_WIDTH) ) apb3_random_seq_t;
32
     apb3_random_seq_t apb3_random_seq;
33
34
     typedef apb3_alu_random_sequence # (.SLAVE_COUNT
35
                                        .ADDRESS_WIDTH (TEST_APB_ADDR_WIDTH),
36
                                                        (TEST_APB_WDATA_WIDTH),
                                        .WDATA WIDTH
37
                                        .RDATA_WIDTH
                                                        (TEST_APB_RDATA_WIDTH) ) apb3_alu_random_seq_t
38
     apb3_alu_random_seq_t apb3_alu_random_seq;
```

```
virtual task body();
47
48
       // Construct sequences here
49
       alu in agent random seg = alu in agent random seg t::type id::create("alu in agent random seg");
       alu in agent reset seq = alu in agent reset seq t::type id::create("alu in agent reset seq");
51
                               = apb3_random_seq_t::type_id::create("apb3_random_seq");
       apb3_random_seq
52
       apb3_alu_random_seq
                              = apb3_alu_random_seq_t::type_id::create("apb3_alu_random_seq")
53
54
55
       // Delay start of sequence until reset has ended and then wait a few clocks after that
56
57
       alu in agent config.wait for reset();
58
       alu_in_agent_config.wait_for_num_clocks(10);
59
60
       repeat (10) alu in agent random seq.start(alu in agent sequencer);
61
       alu_in_agent_reset_seq.start(alu_in_agent_sequencer);
62
       repeat (5) alu_in_agent_random_seq.start(alu_in_agent_sequencer);
64
       // Test the ALU memory
65
       repeat (5) apb3_random_seq.start(uvm_test_top_environment_qvip_agents_env_apb_master_0_sqr);
66
67
       // Test the ALU APB operand and operation interface
       repeat (5) apb3_alu_random_seq.start(uvm_test_top_environment_qvip_agents_env_apb_master_0_sqr);
69
70
       // UVMF_CHANGE_ME : Extend the simulation XXX number of clocks after
71
       // the last sequence to allow for the last sequence item to flow
72
       // through the design.
73
       alu_in_agent_config.wait_for_num_clocks(50);
                                                                  New Sequence Code
74
     endtask
```





#### **Simulating The New Test**

- Go to the *project\_benches/alu/sim* folder
- Windows Users
  - Edit run.do and modify the modify the last line where +UVM\_TESTNAME specifies the test to run

```
vopt -32 +acc hvl_top hdl_top -o optimized_debug_top_tb
vsim -i -32 -sv_seed random +UVM_TESTNAME=alu_random_test +UVM_VERBOSITY=UVM_HIGH
```


- Linux Users
  - Execute 'make debug TEST\_NAME=alu\_random\_test'





## **Simulating The New Test**

- Observe from the wave window
  - 1. No operations occur during the reset
  - 2. 10 random operations are then applied to the ALU
  - 3. A reset is then applied to the ALU
  - 4. 5 further random operations are then applied to the ALU
  - 5. APB write to Control Register, Operand A, Operand B, Operation, and then Control Register again.





### **Agenda**

- ALU Overview
- Config Files Explained
- Compile and Simulate Generated Code
- Adding DUT Specific Functionality
- Generate and integrate the Register Model
- Add functional coverage





## **Memory Map**

- The ALU contains 5 registers and a single scratch pad memory.
- We will use the information contained in this memory map to generate our uvm\_reg compliant register model.

| 0x1000 | Data             | [32:0]                     |         |             | Scratch Memory     |  |  |
|--------|------------------|----------------------------|---------|-------------|--------------------|--|--|
|        |                  | •                          |         |             |                    |  |  |
|        |                  | •                          |         |             |                    |  |  |
|        | _                |                            |         |             |                    |  |  |
| 0x0014 | Data             | Scratch Memory             |         |             |                    |  |  |
| 0x0010 | Reserved [3      | Reserved [32:2] ctrl [1:0] |         |             |                    |  |  |
| 0x000C | Reserved [32:16] | Result Register            |         |             |                    |  |  |
| 0x0008 | Reserved [3      | 2:3]                       |         | op<br>[2:0] | Operation Register |  |  |
| 0x0004 | Reserved [32     | :8]                        | b [7:0] |             | Operand B Register |  |  |
| 0x0000 | Reserved [32     | :8]                        | a [7:0] |             | Operand A Register |  |  |





## **Register Definition**

- Questa is bundled with the Register Assistant Utility (RUVM)
   which will automatically create your uvm\_reg compliant register
   model from the CSV templates which you are about to fill in.
- Copy the example CSV files from

#### \$QUESTA\_HOME/RUVM\_4.x/examples/uvm/csv

Modify the sw\_regs.csv to define the ALU registers as follows:

|    |  | 0                     | c        | D        | E                  | E.                      | 6                       | н                       | - 1        |  | K               | L           | M            | N                 | 0                | P                 | 0                | R                                      |
|----|--|-----------------------|----------|----------|--------------------|-------------------------|-------------------------|-------------------------|------------|--|-----------------|-------------|--------------|-------------------|------------------|-------------------|------------------|--|
| 1  | Register Name  | Register Description  | Register | Register | Register<br>Access | Register Reset<br>Value | Register<br>Constraints | Register<br>Custom Type | Field Name | Field Description  | Fleid<br>Offset | Field Width | Field Access | Field Reset Value | Field is Covered | Field is Reserved | Field is Votable | Field Constraints                      |
| 2  | a reg  | Operand A Register    |          |          |                    | 0x0                     |                         |                         |            |  |                 |             |              |                   | The second       |                   |                  |  |
| 3  | a reg  | Market Market Company |          |          | 1707               |                         |                         |                         | rsynd      | Reserved   |                 | 8 2         | I RO         | 0x0               | FALSE            | TRUE              |                  |  |
| 4  | a_reg<br>a_reg<br>a_reg<br>b_reg                           | analysis same same    |          | 1915     | Same I             |                         |                         |                         | a          | Operand A  | 1               | 0 1         | SRW          | Dx0               | FALSE            |                   |                  | constraint op_a_c (a.yalue[7:0] < 5:)  |
| 5  | b_reg  | Operand B Register    | 0x04     | 312      | RW                 | 0x0                     |                         |                         |            |  | 13              |             |              |                   |                  |                   |                  |  |
| 6  | b reg  |                       |          | 7.07     |                    |                         |                         |                         | tsyrd      | Reserved   | 1.0             | 8 2         | 4 RO         | 0x0               | FALSE            | TRUE              |                  | Dentes - Jane American version         |
| 7  | b reg  | on money              | cee.     |          | econ               |                         |                         |                         | b          | Operand B  | - 2             | 0 1         | kRW.         | 0x0               | FALSE            |                   |                  | constraint op_b_c (b.value[7:0] < 15:) |
| 8  | b_reg<br>b_reg<br>op_reg<br>op_reg<br>op_reg<br>result_reg | Operation Register    | 0x08     | 32       | RW                 | Ox0                     |                         |                         |            | Contraction of the Contraction o | 7.0             |             |              | 1999              |                  |                   |                  |  |
| 9  | op reg   | And the second second |          |          |                    |                         |                         |                         | rsynd      | Reserved   | 1               | 3 25        | RO           | 0x0               | FALSE            | TRUE              |                  |  |
| 10 | op reg   |                       |          |          |                    |                         |                         |                         | op         | Operation  | - 1             |             | RW.          | 0x0               | FALSE            |                   |                  |  |
| 11 | result reg   | Result Register       | 0x0C     | 32       | RO                 | 0x0                     |                         |                         |            |  |                 |             |              |                   |                  |                   |                  |  |
| 12 | result reg   |                       |          |          |                    |                         |                         |                         | rsyrd      | Reserved   | - 1             | 6 16        | RO:          | Ox0               | FALSE            | TRUE              |                  |  |
| 13 | result_reg<br>result_reg<br>ctd_reg<br>ctd_reg             |                       |          |          |                    |                         |                         |                         | rsit       | Result   | 0               | 0 26        | RO           | Ox0               | FALSE            |                   |                  |  |
| 14 | cts reg  | Control Register      | 0x010    | 32       | RW                 | Ox0                     |                         |                         |            |  |                 |             |              |                   |                  |                   |                  |  |
| 15 | ctif reg   |                       |          |          |                    |                         |                         |                         | rayed      | Reserved   | 1 2             | 2 3         | ORO.         | 0x0               | FALSE            | TRUE              |                  |  |
|    | ctd_reg  |                       |          |          |                    |                         |                         |                         | mode       | Switch from ALU<br>Interface to APB<br>Interface   | - 23            |             | LRW          | 0x0<br>0x0        | FALSE            |                   |                  |  |
| 17 | con reg  |                       |          |          |                    |                         |                         |                         | strt       | Perform Operation  | 1               | 0           | LRW .        | Ox0               | FALSE            |                   |                  |  |





#### **Memory Definition**

■ Modify the *sw\_mems.csv* to define the ALU memory as follows:

|   | A                  | В                  | С              | D            | E            | F             | G                  |
|---|--------------------|--------------------|----------------|--------------|--------------|---------------|--------------------|
| 1 | Memory Name        | Memory Description | Memory Address | Memory Width | Memory Range | Memory Access | Memory Constraints |
| 2 | scratch <u>mem</u> | Memory             | 0x14           | 32           | 4076         | RW            |                    |





#### **Block Definition**

Modify the sw\_blocks.csv to define the ALU register and memory architecture as follows:

|   | A             | В                        | C  | D                 | E                          | F                      | G                         | H                             | 1 | J                             | -K                                   | L   | M   | N  | 0                  | P                                    | Q   | R   | 5  | T                |
|---|---------------|--------------------------|--|-------------------|----------------------------|------------------------|---------------------------|-------------------------------|---|-------------------------------|--------------------------------------|---|---|--|--------------------|--------------------------------------|---|---|--|------------------|
| 1 | Block Name    | Block<br>Description     | Block Coverage   | Block<br>Backdoor | Block<br>Component<br>Name | Block Instance<br>Name | Block<br>Instance<br>Type | Block Instance<br>Description |   | Block<br>Instance<br>Backdoor | Block<br>Instance<br>No Reg<br>Tests | Block<br>Instance<br>No Reg<br>Access<br>Test | Block<br>Instance<br>No Reg<br>Shared<br>Access<br>Test | Block<br>Instance<br>No Reg Bit<br>Bash Test | No Reg<br>HW Reset | Block<br>Instance<br>No Mem<br>Tests | Block<br>Instance<br>No Mem<br>Access<br>Test | Block<br>Instance<br>No Mem<br>Shared<br>Access<br>Test | Block<br>Instance<br>No Mem<br>Walk Test | Project<br>Extra |
| 2 | aku reg model | Top block<br>for the ALU | THE STOCK OF THE S | hdi top.DUT       | 1                          | alu                    | block:                    |                               |   |                               | 7.7.7.7.                             |   | 1000  |  |                    |                                      |   |   |  |                  |
| 3 |               |                          |  |                   |                            |                        |                           |                               |   |                               |                                      |   |   |  |                    |                                      |   |   |  |                  |
| 4 | allu-block    | ALU                      | UVM CVR ADDR MAP   |                   | a_reg                      | a_reg_reg              |                           | Operand A                     |   |                               |                                      |   |   |  |                    |                                      |   |   |  |                  |
| 5 | aki block     |                          |  |                   | b_reg                      | b_reg_reg              |                           | Operand B                     |   |                               |                                      |   |   |  |                    |                                      |   |   |  |                  |
|   | any block     |                          |  |                   | op_reg                     | op_reg_reg             |                           | Operation                     |   |                               |                                      |   |   |  |                    |                                      |   |   |  |                  |
|   | alu block     |                          |  |                   |                            | result_reg_reg         |                           | Result                        |   |                               |                                      | 1   |   |  |                    |                                      |   |   |  |                  |
| 8 | alu błock     |                          |  |                   |                            | ctrl reg_reg           |                           | Control                       |   |                               |                                      |   |   |  |                    |                                      |   |   |  |                  |
| 9 | atu błock     |                          |  |                   |                            | scratch mem mem        |                           | MEM instance                  |   |                               |                                      |   |   |  |                    |                                      |   |   |  |                  |





#### **Block Map Definition**

Modify the sw\_maps.csv to define how the ALU uvm\_reg blocks map to the register and memory instances as follows:

|        | A B                                  |                    | С                     | D                   | E                              | F                               | G                              | Н                             |
|--------|--------------------------------------|--------------------|-----------------------|---------------------|--------------------------------|---------------------------------|--------------------------------|-------------------------------|
| 1      | Block Name                           | BlockMap Name      | BlockMap Description  | BlockMap is default | BlockMap Instance Name         | BlockMap<br>Instance<br>Address | BlockMap<br>Instance<br>Access | BlockMap<br>Address<br>Offset |
| 2      |                                      | apb_map            | ALU APB top block map | TRUE                | alu.apb_map                    | 0x0                             |                                |                               |
| 4      | alu_block                            | apb_map            | ALU sub block map     | TRUE                | a_reg_reg                      | 0x00                            |                                |                               |
| 5<br>6 | alu_block<br>alu_block               | apb_map<br>apb_map |                       |                     | b_reg_reg<br>op_reg_reg        | 0x04<br>0x08                    |                                |                               |
| 7      | <u>alu</u> block<br><u>alu</u> block | apb_map            |                       |                     | result_reg_reg<br>ctrl_reg_reg | 0x0C<br>0x10                    |                                |                               |
|        | alu_block                            | apb_map<br>apb_map |                       |                     | scratch_mem_mem                | 0x14                            |                                |                               |

```
register model :
           use adapter: "True"
58
59
           use explicit prediction: "True"
68
           maps:
             - { name: "apb_map", interface: "alu_in_agent" }
61
```

Note that the map name you used in the YAML must match the Block Map Name in the maps.csv file.





#### **Generate your Register Model**

Now run the vrequvm utility to generate your register model.

\$QUESTA HOME/RUVM 2020.1/vrequvm -uvmout alu reg pkg.sv -csvin alu regs.csv alu\_mems.csv alu\_blocks.csv alu\_maps.csv -block alu\_reg\_model

- Your register model will be named alu\_reg\_pkg.sv and will be located in the directory where you launched vreguvm.
- Now copy your register model to verification\_ip/environment\_packages/alu\_env\_pkg/src/registers and overwrite the *alu\_reg\_pkg.sv* file that was already there. This file was an empty model which was generated as a place holder.



## **Connect the APB3 QVIP Register Adapter** to the Register Model



- The YAML connected the register model to the alu\_in register adapter by default.
- We need to disconnect the alu\_in register adapter and connect the APB3 QVIP register adapter.
- Edit the ALU environment file as noted in the following slides:
  - verification\_ip/environment\_packages/alu\_env\_pkg/src/alu\_ environment.svh



## **Connect the APB3 QVIP Register Adapter** to the Register Model



The YAML connected the register model to the alu\_in register adapter by default.

```
75
     // Instantiate register model adapter and predictor
76
     typedef alu in2reg adapter#(.ALU IN OP WIDTH(ALU IN OP WIDTH))
                                                                        reg adapter t;
77
      reg adapter t
                       reg adapter:
78
      typedef uvm reg predictor #(alu in transaction#(.ALU IN OP WIDTH(ALU IN OP WIDTH))) reg predictor t;
79
      rea predictor t
                         reg predictor;
```

Replace the ALU register adapter and the ALU register predictor with the APB3 QVIP register adapter and APB3 QVIP register predictor. We also need an APB3 QVIP Transaction.

```
// Instantiate register model adapter and predictor
    typedef apb3 host apb3 transaction #(1,
77
                                          APB ADDR WIDTH ,
78
                                          APB WDATA WIDTH ,
79
                                          APB RDATA WIDTH) apb3 host apb3 transaction t;
80
81
     typedef reg2apb adapter #(apb3 host apb3 transaction t,
82
83
                               APB ADDR WIDTH.
84
                               APB WDATA WIDTH,
85
                                APB RDATA WIDTH) reg2apb adapter t;
86
87
     typedef apb reg predictor #(apb3 host apb3 transaction t,
88
89
                                  APB ADDR WIDTH,
90
                                  APB WDATA WIDTH,
91
                                 APB RDATA WIDTH) apb reg predictor t;
92
93
     reg2apb adapter t
                          red adapter:
     apb reg predictor t reg predictor;
```



# Connect the APB3 QVIP Register Adapter to the Register Model



```
// Build register model predictor if prediction is enabled
103
       if (configuration.enable reg prediction) begin
104
105
         reg predictor = reg predictor t::type id::create("reg predictor", this);
106
       end
128
       // Create register model adapter if required
129
       if (configuration.enable reg prediction ||
130
           configuration enable reg adaptation)
131
         reg adapter = reg adapter t::type id::create("reg adapter");
132
       // Set sequencer and adapter in register model map
133
       if (configuration.enable reg adaptation)
134
         configuration.reg model.apb map.set sequencer(alu in agent.sequencer, reg adapter);
135
       // Set map and adapter handles within uvm predictor
136
       if (configuration.enable reg prediction) begin
137
         reg predictor.map
                              = configuration.reg model.apb map;
138
         red predictor.adapter = red adapter:
139
         // temp alu in agent.monitored ap.connect(reg predictor.bus in);
140
```

Replace the ALU register adapter and the ALU register predictor with the APB3 QVIP register adapter and APB3 QVIP register predictor. We also need an APB3 QVIP Transaction.

```
// Build register model predictor if prediction is enabled
if (configuration.enable_reg_prediction) begin
reg_predictor = apb_reg_predictor_t::type_id::create("reg_predictor", this);
end
```

```
// Create register model adapter if required
153
        if (configuration.enable reg prediction ||
154
            configuration enable reg adaptation)
155
          reg adapter = reg2apb adapter t::type id::create("reg adapter");
156
        // Set sequencer and adapter in register model map
157
        if (configuration.enable reg adaptation)
158
          configuration.reg model.apb map.set sequencer(qvip agents env.apb master 0.m sequencer, reg adapter);
159
          configuration.reg model.apb map.set auto predict(0);
160
        // Set map and adapter handles within uvm predictor
161
        if (configuration.enable reg prediction) begin
162
                                = configuration.reg model.apb map;
          reg predictor.map
163
          reg predictor.adapter = reg adapter;
164
          qvip agents env.apb master 0.ap["trans ap"].connect(reg predictor.bus item export);
165
        end
```



# Does your Register Model include coverage?



- If you enabled 'block coverage' and/or 'field coverage' in your CSV files then you need to include the coverage models in your environment.
- Add the following code to your project\_benches/aiu/tb/tests/src/test\_top.svh.

```
virtual function void build_phase(uvm_phase phase);

// Turn on coverage for the Register Model
uvm_reg::include_coverage("*", UVM_CVR_ALL);

super.build_phase(phase);
configuration.initialize(BLOCK, "uvm_test_top.environment", interface_names, null, interface_activities);

endfunction
```



# The UVMF Register Sequence project\_benches/alu/tb/sequences/src register\_test\_sequence.svh



You may want to disable some of the default register model tests as shown below.

```
// Reset the register model
50
       req model.reset();
51
       // Identify the register model to test
       uvm_register_test_seq.model = reg_model;
52
53
       // Perform the register test
54
       // Disable particular tests in sequence by commenting options below
55
       uvm_register_test_seq.tests = {
56
       // pragma uvmf custom register_test_operation begin
57
                                      UVM DO REG HW RESET
                                      UVM_DO_REG_BIT_BASH
58
59
                                      UVM DO REG ACCESS
                                      UVM DO MEM ACCESS
61
                                      UVM_DO_SHARED_ACCESS
                                      UVM DO MEM WALK
                                                                                                                 Modified Code
                                      UVM DO ALL REG MEM TESTS
63
       // pragma uvmf custom register_test_operation epd
                                                       49
                                                               // Reset the register model
65
                                                       50
                                                               reg_model.reset();
                                                       51
                                                               // Identify the register model to test
       uvm_register_test_seq.start(null);
                                                       52
                                                               uvm register test seq.model = reg model;
                                                       53
                                                               // Perform the register test
  Original Code
                                                       54
                                                               // Disable particular tests in sequence by commenting options below
                                                       55
                                                               uvm_register_test_seq.tests = {
                                                       56
                                                               // pragma uvmf custom register_test_operation begin
                                                       57
                                                                                               UVM_DO_REG_HW_RESET
                                                       58
                                                                                            // UVM_DO_REG_BIT_BASH
                                                                                            // UVM_DO_REG_ACCESS
                                                                                            // UVM_DO_MEM_ACCESS
                                                       61
                                                                                            // UVM DO SHARED ACCESS
                                                       62
                                                                                               UVM_DO_MEM_WALK
                                                       63
                                                                                            // UVM_DO_ALL_REG_MEM_TESTS
                                                       64
                                                               // pragma uvmf custom register_test_operation end
                                                       65
                                                       66
                                                               uvm_register_test_seq.start(null);
```



# The UVMF Register Test project\_benches/alu/tb/tests/src register\_test.svh



You will need to disable the UVMF scoreboard for the register model test since they do not follow the ALU protocol and will fail to generate transactions for the scoreboard to compare.

```
virtual function void end of elaboration phase (uvm phase phase);
36
       super.end_of_elaboration_phase(phase);
       // pragma uvmf custom register_test_scoreboard_control begin
37
38
39
       // These UVMF scoreboards may need to be disabled for the register test.
40
41
       // environment.alu_sb.disable_scoreboard();
42
       // environment.alu sb.disable end of test activity check();
44
       // pragma uvmf custom register test scoreboard control end
     endfunction
```

Original Code

**Modified Code** 

```
virtual function void end_of_elaboration_phase(uvm_phase phase);
36
       super.end_of_elaboration_phase(phase);
37
       // pragma uvmf custom register_test_scoreboard_control begin
38
39
       // These UVMF scoreboards may need to be disabled for the register test.
40
41
       environment.alu_sb.disable_scoreboard();
42
       environment.alu_sb.disable_end_of_test_activity_check();
43
44
       // pragma uvmf custom register_test_scoreboard_control end
45
     endfunction
```





#### **Running The Register Test**

- Go to the *project\_benches/alu/sim* folder
- Windows Users
  - Edit run.do and modify the modify the last line where +UVM\_TESTNAME specifies the test to run

```
9 quietly set cmd [format "vsim -i -sv_seed random +UVM_TESTNAME=register_test
```

- Linux Users
  - Execute 'make debug TEST\_NAME=register\_test'



#### **Agenda**

- ALU Overview
- Config Files Explained
- Compile and Simulate Generated Code
- Adding DUT Specific Functionality
- Generate and integrate the Register Model
- Add functional coverage



#### Add Functional Coverage to your ALU Agent

verification\_ip/interface\_packages/alu\_in\_pkg/src alu\_in\_transaction\_coverage.svh



■ The UVMF YAML code generators created an alu\_in\_transaction\_coverage class with a default cover group where you can easily add coverage bins, crosses, and exclusions as needed.

```
covergroup alu in transaction cg;
34
       // pragma uvmf custom covergroup begin
35
       // UVMF CHANGE ME : Add coverage bins, crosses, exclusions, etc. according to coverage needs.
36
       option.auto_bin_max=1024;
37
       option.per_instance=1;
       op: coverpoint coverage_trans.op;
39
                                                        covergroup alu_in_transaction_cg;
       a: coverpoint coverage trans.a;
                                                   33
                                                   34
                                                         // pragma uvmf custom covergroup begin
40
       b: coverpoint coverage_trans.b;
                                                   35
                                                         // UVMF CHANGE ME : Add coverage bins, crosses, exclusions, etc. according to coverage needs.
41
       // pragma uvmf custom covergroup end
                                                         option.auto_bin_max=1024;
                                                   36
                                                   37
                                                         option.per_instance=1;
                                                   38
                                                          op: coverpoint coverage_trans.op { bins noop = { 3'b000 };
                                                   39
                                                                                           bins addop = ( 3'b001 );
                                                   40
                                                                                           bins andop = ( 3'b010 );
                                                   41
                                                                                           bins xorop = { 3'b011 };
                                                   42
                                                                                           bins mulop = { 3'b100 };
                                                   43
                                                                                           bins rstop = { 3'b111 };
                                                   44
                                                                                           bins others = default;
                                                   45
                                                         a: coverpoint coverage_trans.a | bins low
                                                   47
                                                                                         bins mid
                                                                                                     = ( [64:126] );
                                                   48
                                                                                         bins high = (
                                                   49
                                                                                         bins others = default;
                                                   50
                                                   51
                                                         b: coverpoint coverage_trans.b { bins low
                                                   52
                                                                                         bins mid
                                                                                                     = ( [64:126] );
                                                   53
                                                                                         bins high = (
                                                   54
                                                                                         bins others = default;
                                                   55
                                                                                                                              Modified Code
                                                   56
                                                          // pragma uvmf custom covergroup end
                                                        endgroup
```



#### **Create your Test Plan**



- If you plan to use Microsoft Excel to write your test plan.
  - If you have not done so, you can install the Questa Excel Add in to assist you with creating test plans.
  - Details on how to install the Questa Excel Add in can be found under your Questa installation at the following path:

**\$QUESTA\_HOME/vm\_src** 

- Or, if you plan to use Microsoft Word to write your test plan.
  - Jump to slide 116 for an example of the test plan written in Microsoft Word.
- Otherwise please refer to the Questa Verification Management User's Manual found in your Questa installation at the following path:


\$QUESTA\_HOME/docs/pdfdocs/questa\_sim\_vm.pdf



# If you are using Microsoft Excel



- Once you have the Questa VM add in installed then you can easily create a test plan.
- The example below shows the cover points we added to the alu\_in\_transaction\_coverage.svh class on slide 113.
- We are also adding a link to the APB3 QVIP test plan so we can track the functional coverage of the APB protocol.





If you are using Microsoft Excel

Modify lines 72 and 73 of your default.rmdb file to enable your Excel Test Plan options.

```
<runnable name="run" type="task" Foreach="(%TESTCASES FOR BUILD%)" index="testname">
   69
   <parameter mame="ucdbfile">(%testname%).ucdb</parameter>
   Cparameter name="seed" tume="tol">flindex [split (%testname%) "-"1 31</parameter>
   sparameter name="file.out">3600s/parameter>
   cparameter name="UVN VERBOSITY" type="tcl">[ if { ($DEBUGNODE$) } { return "UVN HIGH" } else { return "UVN LOV" }]/parameter>
   (parameter name="TOP")optimized batch top tb(/parameter)
   (/parameters)
```



## If you are using Microsoft Word



#### Test Plan For ALU

WEIGHT: 0

GOAL: 0 DESCRIPTION:

alu\_in transaction coverage.

1.1 Operations



GOAL: 100 TYPE: CoverPoint

LINK: alu in transaction:op:

DESCRIPTION:

WEIGHT: 1

This cover point tracks the available ALU operations.

#### 1.2 Operand A

WEIGHT: 1 GOAL: 100



LINK: alu\_in\_transaction:a;

DESCRIPTION:

TYPE: CoverPoint

This cover point tracks the Operands used for A.

#### 1.3 Operand B

WEIGHT: 1 GOAL: 100 TYPE: CoverPoint

LINK: alu\_in\_transaction:b;

DESCRIPTION:

This cover point tracks the Operands used for B.

#### 1.4 APB3 Coverage

WFIGHT: 1 GOAL: 100 TYPE: XML

LINK: -format Excel -root 2 -excelsheet APB3\_protocol\_coverage

"APB3\_functional\_verification\_plan.xml"

DESCRIPTION:

Import APB3 functional verification plan.

- Test Plan sections should use 'Heading1' style.
- Test Plan sub-sections should use the next highest heading style i.e. 'Heading2'.
- The paragraphs following the test plan sections should be 'Normal' style and should start with one of the following labels in no particular order:
  - **DESCRIPTION:**
  - GOAL:
  - I TNK:
  - TYPE:
  - **WFIGHT:**
- Please refer to the 'Guidelines for Word Documents' in the Questa SIM Verification Manager User's Manual for more details.
- To export to XML first select 'File -> Save As' and then select 'Word 2003 XML Document (\*.xml)' as the 'Save as type'.

**NOTE**: You must disable automatic correction of straight quotes to smart quotes and hyphens with dash. See KB article for further details.

https://support.mentor.com/en/knowledge-base/MG603966



If you are using Microsoft Word

Modify lines 72 and 73 of your default.rmdb file to enable your Word Test Plan options.

```
<runnable name="run" type="task" Foreach="(%TESTCASES FOR BUILD%)" index="testname">
(parameters)
 (parameter name="ucdbfile")(%testname%).ucdb(/parameter)
 (parameter name="seed" type="tcl")[lindex [split (%testname%) "-"] 3](/parameter)
 Cparameter name="ITHEOUT">3600C/parameter>
 Cparameter name="DEBUGHODE">8</parameter>
 Cparameter name="MUCHONE" type="tol">[if {[FindNUCHone "(%RNDBDIR%)/NakeFile"]} { return "-nvchone $::env(QUESTA_NUC_HONE)" }](/parameter)
 cparameter name="10P">optimized batch top tb
 {parameter name="VIS ARGS" type="tc1">[ if { ($USE VIS$) 6amp;6amp; ( ($DEBUGNODE$) || ($DUMP WAVES$) ) } { return "-qwavedb-($VIS DUMP OPTIONS$)" } else { return "" }|
(/parameters)
```



#### **Collect your coverage**




- You can use the Questa Verification Run Manager (VRM) to manage your simulations to collect your coverage. VRM also automatically merges all passing tests and generates your coverage reports.
- To run VRM make sure you are in uvmf\_template\_output/project\_benches/alu/sim and type vrun -GCODE\_COVERAGE\_ENABLE=1.

#### View your coverage



■ To view your coverage report make sure you are in uvmf\_template\_output/project\_benches/alu/sim and type firefox VRMDATA/top/report/coverage\_report/index.html &.





# A Siemens Business