# ECE745: PROJECT1: LC3 INSTRUCTION SET ARCHITECTUE



#### Disclaimer

All the contents in this presentation have been repeated (in large part) with permission from ECE406 Notes for Spring 2007, ECE NCSU (Dr Rhett Davis, Dr Xun Liu).

#### LC-3 Instruction Set Architecture

- 16-bit wide memory
  - Each word is 2-bytes wide
  - The memory space has 2<sup>16</sup> words
- 8 general purpose registers (Register File)
  - Can be a source/destination
- Data type: 2s complement integers
- 15 instructions
  - (a) ALU b) Control (c) Memory
- Status register:
  - 3-bit **NZP**: **N**egative **Z**ero **P**ositive Captures the nature of latest entry in register file
- PC: Program Counter: Points to instruction memory *i.e.* instruction = InstrMem[PC]

#### LC-3 Instruction Set Architecture

- Opcode: unique for each instruction
  - IR[15:12]; IR = instr. register = InstrMem[PC]
- Addressing mode
  - Immediate (with sign extension) ([DR] ← [SR1] & signextend(Imm))
  - Register (SR1 SR2) ([DR]  $\leftarrow$  [SR1] + [SR2])
  - Memory:
    - PC relative Mem[PC + signextend(Offset)]
    - Indirect Mem[Mem[PC + signextend(Offset)]]
    - Base register +offset Mem[BaseR + signextend(Offset)]

# **ALU Operation Instructions**

	15	12	11 9	8 6	5	4 3	2 0
ADD	0 0 0	1	DR	SR1	0	0 0	SR2
	0 0 0	1	DR	SR1	1	ir	nm5
AND	0 1 0	1	DR	SR1	0	0 0	SR2
	0 1 0	1	DR	SR1	1	ir	nm5
NOT	1 0 0	1	DR	SR1		1111	11

## **ALU Operation Instructions**

- Also called "Operate" Instructions
- AND IR[15:12] = 0101
  AND DR, SR1, SR2; IR[5]=0; ([DR]←[SR1]&[SR2])
  AND DR, SR1, Imm; IR[5]=1; ([DR]←[SR1]& Imm)
  ADD IR[15:12] = 0001
  ADD DR, SR1, SR2; IR[5]=0; ([DR]←[SR1]+[SR2])
  ADD DR, SR1, Imm; IR[5]=1; ([DR]←[SR1]+ Imm)
  NOT IR[15:12] = 1001
  NOT DR, SR1 ([DR] ← ~[SR1])

Note: Imm is going to be sign extended to 16 bits for all computation.

	15	12	11 9	8 6	5	4 3	2	0
LD	0 0 1	0	DR	PO	Coff	set9		
LDR	0 1 1	0	DR	BaseR		Offse	t6	
LDI	1 0 1	0	DR	PO	Coff	set9		
LEA	1 1 <b>1</b>	0	DR	PO	Coff	set9		
ST	0 0 1	1	SR	PO	Coff	set9		
STR	0 1 1	1	SR	BaseR		Offse	t6	
STI	1 0 1	1	SR	PO	Coff	set9		
				<del> </del> 	 	 		

- Load Effective Address
  - LEA DR, Offset ([DR] ← PC+1+Offset)

    Offset = sxt(PCOffset9)
- Load/Store (PC relative addressing mode)
  - LD DR, Offset ([DR] ← MEM[PC+1+Offset])
  - ST SR, Offset (MEM[PC+1+ Offset] ← [SR]) Offset = sxt(PCOffset9)
- Load/Store Register
   (Base+Offset addressing mode)
  - LDR DR, BaseR, Offset ([DR] ← MEM[BaseR+Offset])
  - STR SR, BaseR, offset

    (MEM[BaseR+Offset] ← [SR])

    Offset = sxt(PCOffset6)

- Load/Store Indirect (indirect addressing mode)
  - LDI DR, Offset

```
(DR ← MEM[MEM[PC+1+Offset]])
```

■ STI SR, Offset


```
(MEM[MEM[PC+1+Offset]] \leftarrow SR)
```

Offset = sxt(PCOffset9)


# Project1 Specifics

- Subset of instructions
  - ALU (ADD, NOT, AND); LEA
  - All instructions take 5 clock cycles
- Block level inputs and outputs
  - Some inputs and outputs invalid: Will become clear in next project(s)
- LC3 is unpipelined
  - Each instruction goes through the 5 cycles
    Fetch → Decode → Execute → Writeback → UpdatePC
  - No typical pipeline issues like control and data dependence .. FOR NOW !!


# LC-3 Components (Base States)



## ADD/NOT/AND Base States



#### LEA Base States



#### LC3 Internals FETCH

- enable\_updatePC

  enable\_fetch

  taddr = pcout

  br\_taken


  reset


  npc

  pc

  Imem\_rd
- On reset: pc =3000; npc =3001;
- Signals of Importance
  - enable\_fetch and enable\_updatePC
  - PC = Program Counter of instruction being fetched
  - $\blacksquare$  npc = PC + 1
  - Imem rd = enable for Instruction Mem Read
- Ignore
  - br\_taken = if 1 PC = taddr else PC = PC+1
  - taddr = new PC if branch is taken
- if enable\_fetch=1 Imem\_rd=1 asynchronously else Imem\_rd=Z (HIGH IMPEDANCE)
- PC, npc, Imem\_rd updated only when enable updatePC=1

## LC3 Internals FETCH





- Signals of Importance
  - enable decode: master enable
  - E\_Control = Execute Block Control
  - W Control = Writeback Block Control
  - IR = Instruction Register: Reflects contents of Imem\_dout
  - npc\_out: reflects contents of npc\_in
- Ignore
  - Mem\_Control = Control signals for memory related operations
- All outputs created synchronously when enable\_decode=1
- On reset, all outputs go to 0

#### LC3 Internals DECODE

- W\_Control
  - 2 bits
  - Control for Writeback
  - Function of IR[15:12]
  - Enables choice between aluout, memout, pcout for writes to register file
  - We shall focus only on ALU and LEA instructions
     W\_control either 0 (ALU) or 2 (LEA)


Operation	mode	W Control
ADD	0	O(aluout)
	1	O(aluout)
AND	0	O(aluout)
	1	O(aluout)
NOT		O(aluout)
BR		0
JMP		0
LD		1(memout)
LDR		1(memout)
LDI		1(memout)
LEA		2(pcout)
ST		0
STR		0
STI		0

## LC3 Internals DECODE

E\_Control:{alu\_control, pcselect1, pcselect2, op2select}

		E_Control						
IR[15:12]	IR[5]	alu_control [2]	pcselect1 [2]	pcselect2 [1]	op2select [1]			
ADD	0	0	-	-	VSR2 (1)			
	1	o	-	-	imm5 <b>(0)</b>			
AND	0	1	-	-	VSR2 (1)			
	1	1	-	-	imm5 <b>(0)</b>			
NOT		2	-	-	-			
BR		-	offset9 <b>(1)</b>	npc <b>(1)</b>	-			
JMP		-	0 <b>(3)</b>	VSR1 <b>(0)</b>	-			
LD		-	offset9 (1)	npc <b>(1)</b>	-			
LDR		-	offset6 <b>(2)</b>	VSR1 (0)	-			
LDI		-	offset9 <b>(1)</b>	npc <b>(1)</b>	-			
LEA		-	offset9 <b>(1)</b>	npc <b>(1)</b>	-			
ST		-	offset9 <b>(1)</b>	npc <b>(1)</b>	-			
STR		-	offset6 <b>(2)</b>	VSR1 (0)	-			
STI		-	offset9 <b>(1)</b>	npc <b>(1)</b>	-			

## LC3 Internals DECODE



#### LC3 Internals EXECUTE

- Closely coupled with the Writeback Block which provides all the relevant data values for register related operations
- Signals of importance
  - sr1 & sr2 = source register addresses
  - VSR1 & VSR2 = values of RF[sr1] & RF[sr2] create
     asynchronously in Writeback

enable execute

clock

reset

E contro

IR

npc\_in

Mem\_Control\_ir

aluout

W Control out

M Data

VSR1 VSR2

dr

sr1

sr2

pcout

**Execute** 

**Mem Control out** 

- aluout = result of alu operation (ADD, NOT, AND)
- pcout = result of pc related operation (BR,JMP,LEA)
- dr = destination register address
- W\_control\_out: reflects synchrously W\_control\_in
- Ignore
  - M\_Data = RF value to be written to memory
  - Mem\_control\_in, NZP, Mem\_control\_out


#### LC3 Internals EXECUTE

```
([DR]←[SR1] aluop [SR2])


([DR]←[SR1] aluop sxt(Imm))

LEA ([DR] ← PC+1+sxt(PCOffset9))

DR: IR[11:9] (synchronous)
SR1: IR[8:6] (asynchronous)
SR2: IR[2:0] (asynchronous)
```



## LC3 Internals EXECUTE




# **ALU Operation Instructions**

	15	12	11 9	8 6	5	4 3	2 0
ADD	0 0 0	1	DR	SR1	0	0 0	SR2
	0 0 0	1	DR	SR1	1	ir	nm5
AND	0 1 0	1	DR	SR1	0	0 0	SR2
	0 1 0	1	DR	SR1	1	ir	nm5
NOT	1 0 0	1	DR	SR1		1111	11


	15	12	11 9	8 6	5	4 3	2	0
LD	0 0 1	0	DR	PO	Coff	set9		
LDR	0 1 1	0	DR	BaseR		Offse	t6	
LDI	1 0 1	0	DR	PO	Coff	set9		
LEA	1 1 <b>1</b>	0	DR	PO	Coff	set9		
ST	0 0 1	1	SR	PO	Coff	set9		
STR	0 1 1	1	SR	BaseR		Offse	t6	
STI	1 0 1	1	SR	PO	Coff	set9		
				<del> </del> 	 	 		

## LC3 Internals WRITEBACK


- Contains register file (RF/RegFile)
  - Addressed using sr1, sr2 and dr
  - Writes either aluout, pcout OR memout based on W\_control\_in value
  - Synchronous Writes to RF with dr RegFile[dr] = DR\_in
  - Asynchronous Reads from RF using sr1&sr2
- Important Signals:
  - enable writeback: master enable
  - aluout, pcout, memout:
  - W Control
  - sr1, sr2, dr, VSR1, VSR2
- Ignore:
  - PSR: Program Status Register



#### LC3 Internals WRITEBACK



#### LC3 Internals CONTROL



**@3000: 5020** (**AND** R0 R0 #0); **@3001: 1420** (**ADD** R2 R0 #0)


- Sensitvity to complete\_instr signal only: transition from state: 1→2 only when complete\_instr == 1 at posedge of clock
- PC = Program Counter; IR = Instruction Register; IMem = Instruction Memory;

```
@3000: 5020 (AND R0 R0 #0);
                                  @3001: 1422 (ADD R2 R0 #2)
@3002: 1820 (ADD R1 R2 R0);
                                  @3003: EC03 (LEA R6 #-2)
FETCH (after reset has gone to 0)
in: enable fetch = 1; pc = 3000; npc = 3001;
out: IMem rd = 1 ;
DECODER
in: IMem dout = IMem[3000] = 5020; npc in = 3001;
    enable decoder = 1 ;
out: npc out = 3001; IR = 5020; W Control = 0 (aluout);
     alu control = 1; pcselect1 = 0; pcselect2 = 0; op2select = 0 (imm5)
     => E Control = [6'b01 0000]
EXECUTE
in: E Control = [6'b01 0000]; W Control in = 0; npc in = 3001;
    IR = 5020 : enable execute = 1 :
    VSR1 = R0 = xxx ; \overline{V}SR2 = R0 = xxx ;
out: sr1 = 0; sr2 = 0;
    dr = 0; W_{control_out} = 0; alwout = VSR1(\&)sxt(Imm5) = R0\&0 = 0
WRITEBACK
in: dr = 0 ; W Control = 0 ; aluout = 0 ; enable writeback = 1 ;
out: RegFile[dr] = aluout = 0 => R0 = 0
UPDATEPC
in: enable updatePC = 1 ; out: pc = 3001 ; npc = 3002
```

```
@3000: 5020 (AND R0 R0 #0);
                                  @3001: 1422 (ADD R2 R0 #2)
@3002: 1820 (ADD R1 R2 R0);
                                  @3003: EC03 (LEA R6 #-2)
FETCH
in: enable fetch = 1; pc = 3001; npc = 3002;
out: IMem rd = 1 ;
DECODER
in: IMem dout = IMem[3001] = 1420; npc in = 3002;
    enable decoder = 1 ;
out: npc out = 3002; IR = 1420; W Control = 0 (aluout);
     alu control = 0; pcselect1 = 0; pcselect2 = 0; op2select = 0 (imm5)
     => E Control = [6'b01 0000]
EXECUTE
in: E Control = [6'b01 0000]; W Control in = 0; npc in = 3002;
    \overline{IR} = 1420; enable execute = 1;
    VSR1 = R0 = 0 ; VSR2 = R0 = 0 ;
out: sr1 = 0; sr2 = 0;
    dr = 0; W_{control_out} = 0; alwout = VSR1 + sxt(Imm5) = 0 + 2 = 2
WRITEBACK
in: dr = 2; W Control = 0; aluout = 0; enable writeback = 1;
out: RegFile[dr] = aluout = 2 => R2 = 2
UPDATEPC
in: enable updatePC = 1 ; out: pc = 3002 ; npc = 3003
```

```
@3000: 5020 (AND R0 R0 #0);
                                  @3001: 1422 (ADD R2 R0 #2)
@3002: 1820 (ADD R1 R2 R0);
                                  @3003: EC03 (LEA R6 #-2)
FETCH
in: enable fetch = 1; pc = 3002; npc = 3003;
out: IMem rd = 1 ;
DECODER
in: IMem dout = IMem[3001] = 1820; npc in = 3003;
    enable decoder = 1 ;
out: npc out = 3003; IR = 1820; W Control = 0 (aluout);
     alu control = 0; pcselect1 = 0; pcselect2 = 0; op2select = 1 (VSR2)
     => E Control = [6'b01 0001]
EXECUTE
in: E Control = [6'b01 0001]; W Control in = 0; npc in = 3003;
    \overline{IR} = 1820; enable execute = 1;
    VSR1 = R2 = 2 ; VSR2 = R0 = 0 ;
out: sr1 = 0; sr2 = 0;
    dr = 0; W_Control_out = 0; alwout = VSR1(+)VSR2 = 2 + 0 = 2
WRITEBACK
in: dr = 1 ; W Control = 0 ; aluout = 0 ; enable writeback = 1 ;
out: RegFile[dr] = aluout = 0 => R1 = 2
UPDATEPC
in: enable updatePC = 1 ; out: pc = 3003 ; npc = 3004
```

```
@3000: 5020 (AND R0 R0 #0);
                                  @3001: 1422 (ADD R2 R0 #2)
                                  @3003: EDFE (LEA R6 #-2)
@3002: 1820 (ADD R1 R2 R0);
FETCH
in: enable fetch = 1; pc = 3003; npc = 3004;
out: IMem rd = 1 ;
DECODER
in: IMem dout = IMem[3001] = EDFE; npc in = 3004;
    enable decoder = 1 ;
out: npc out = 3004; IR = EDFE; W Control = 2 (pcout);
     alu control=0; pcselect1 = 1(offset9); pcselect2 = 1(npc); op2select = 0
     => E Control = [6'b01 0110]
EXECUTE
in: E Control = [6'b01 0110]; W Control in = 2; npc in = 3004;
    IR = EDFE; enable execute = 1;
    VSR1 = R0 = 0 ; VSR2 = R0 = 0 ;
out: sr1 = 0; sr2 = 0;
    dr = 6; W Control out=2; almout = npc + (sxt(offset9)) = 3004 + -2 = 3002
WRITEBACK
in: dr = 6 ; W Control = 0 ; aluout = 0 ; enable writeback = 1 ;
out: RegFile[dr] = aluout = 0 => R6 = 3002
UPDATEPC
in: enable updatePC = 1 ; out: pc = 3002 ; npc = 3003
```



## **Testing Considerations**

- Where Do you start?
  - Inputs and Outputs to the design & their constraints
  - Timing of instructions (5 cycles)
  - Understand controller timing
- Basic Checks
  - Reset Behavior (Each block has a particular behavior)
  - Completion of instructions and time taken
  - Operational Correctness i.e. results are right
  - Register File correctness
- Further issues
  - Smart use of data values: use inputs that give you maximum information
  - Sequence of instructions: ADD $\rightarrow$ NOT $\rightarrow$ AND $\rightarrow$ ADD with dr in one instruction being the sr1/2 in the next.