

UVM Framework ALU TUTORIAL A Step By Step Guide

Using UVMF_2019.4 Sept 2016



Agenda

- Introduction
- ALU Overview
- Config Files Explained
- Compile and Simulate Generated Code
- Adding DUT Specific Functionality

Tutorial Aims



UVM Framework Steps

- The main aim is to take the user through the complete flow (from start to finish) to show how to generate a working
 UVM testbench for a simple IP using the UVM Framework (UVMF) code generators
- Each step is explained to help the user understand what information has to be provided to the UVMF code generators in order to produce the initial testbench infrastructure
- The tutorial also highlights where the user is expected to modify the generated code to add DUT specific functionality in order to create a fully operational UVM testbench



Tutorial Logistics



YAML Configuration Files

- YAML configuration files are used as the inputs to the UVM Framework code generators and they determine the content of the generated code
- A set of completed YAML configuration files for the ALU project are located within the yaml_config_files folder
 The user can optionally use these as a starting point to get the initial code generated
- The UVMF Code Generator will NOT overwrite existing code. This ensures that any edits you have subsequently made
 to the generated code cannot be inadvertently overwritten
 - If code already exists in the specified output directory then the UVMF Code generators will issue "skipping" messages like the following:

```
Skipping C:\Temp\alu_3_6h\uvmf_template_output\verification_ip\interface_packages\ALU_out_pkg\src\ALU_out_monitor.svh, already exists
Skipping C:\Temp\alu_3_6h\uvmf_template_output\verification_ip\interface_packages\ALU_out_pkg\.project, already exists
Skipping C:\Temp\alu_3_6h\uvmf_template_output\verification_ip\interface_packages\ALU_out_pkg\ALU_out_filelist_hdl.f, already exists
Skipping C:\Temp\alu_3_6h\uvmf_template_output\verification_ip\interface_packages\ALU_out_pkg\src\ALU_out_sequence_base.svh, already exists
Skipping C:\Temp\alu_3_6h\uvmf_template_output\verification_ip\interface_packages\ALU_out_pkg\src\ALU_out_if.sv, already exists
Skipping C:\Temp\alu_3_6h\uvmf_template_output\verification_ip\interface_packages\ALU_out_pkg\ALU_out_pkg_sve.F, already exists
```

Completed Solution


- A fully completed version of the ALU UVMF testbench is provided within the completed_solution folder as a reference to the user
- This contains all of the modification made after the initial code generation to add the DUT specific details




Agenda

- Introduction
- ALU Overview
- Config Files Explained
- Compile and Simulate Generated Code
- Adding DUT Specific Functionality

ALU: Block Diagram



ALU: Timing Diagram



- 1. Apply operands & operation on input pins 4.
- 2. Raise valid for 1 cycle (start)
- 3. ALU drops ready signals

- After X cycles, ALU presents result
- 5. ALU raises done for 1 cycle
- 6. ALU raises ready signal



Agenda

- ALU Overview
- Config Files Explained
- Compile and Simulate Generated Code
- Adding DUT Specific Functionality





YAML Config Files

■ YAML (YAML Ain't Markup Language)

- A human readable language used for capturing data
- Has minimal syntax and uses Python style indentation to indicate nesting
- Used in UVMF to capture information at a high level that can subsequently be used by code generators to construct elements of a UVM testbench code

YAML File Format

- All UVMF YAML files must be presented as part of a specific top level format shown opposite
- Whitespace indentation is used to denote structure; however, tab characters are never allowed as indentation
- Comments start with the number sign (#), can start anywhere on a line and continue until the end of the line
- The information can be spread across multiple files or can be contained in a single file

```
# comments in YAML look like this
uvmf:
     interfaces:
           "<interface nameA>"
                cproperties>
          "<interface nameB>"
                properties>
     util components:
          "<util component>"
                properties>
     environments:
          "<env nameA>"
                cproperties>
     benches:
           "<bench nameA>"
                properties>
```





YAML Config Files

Number Of Agents

- First need to determine how many interfaces there are for the ALU
- Group signals into interfaces
- Create a YAML configuration file for each interface
 - The YAML config file captures the pin information and the transaction information for the interface (agent)
- For the ALU, you have 2 separate interface files, 1 environment file and 1 bench file

Required ALU Interface Config files

- ALU_IN Interface
 - o All signals that are associated with specifying the ALU operation to perform
- ALU_OUT Interface
 - All signals that are associated with specifying the ALU result





ALU_in_interface.yaml

uvmf:

interfaces:

ALU_in:

- Tabbed indents are required
- Identifies that subsequent data information is for a UVMF interface to be named 'ALU_in'

clock: clk

Identifies the primary clock to be used in the interface agent as 'clk' [1]

reset: rst

reset_assertion_level: 'False'

— Identifies the primary reset to be used in the interface agent as 'rst' with active low polarity

```
📄 alu in interface.yaml 🔀
  1 uvmf:
     interfaces:
       ALU in:
          clock: clk
          reset: rst
          reset assertion level: 'False'
```

NOTES:

Clock signal is required. Additional clocks will have to be manually added after code generation





ALU_in_interface.yaml

config_constraints: []

config_vars: []

- This is where you can specify configuration variables and any corresponding constraints for the agents
- Not being use for this ALU example

hdl_typedefs:

- name: alu_in_op_t

```
type: enum bit[2:0] {no_op = 3'b000, add_op ......, rst_op = 3'b111}
```

- Define any types used by the HDL side of the testbench
- Here you define the valid ALU operations and specify the bit values for each operation

hvl_typedefs:

Define any types used by the HVL side of the testbench





ALU_in_interface.yaml

parameters:

name: ALU_IN_OP_WIDTH

type: int

value: '8'

- Defines an integer parameter named 'ALU_IN_OP_WIDTH' which has a default value of 8
- Any parameters defined here will impact be passed to multiple classes within the agent

```
17 parameters:
18 - name: ALU_IN_OP_WIDTH
19 type: int
20 value: '8'
```





ALU_in_interface.yaml

ports:

dir: output

name: alu_rst

width: '1'

 Here we define all of the signal names, directions and widths for the agent/interface

NOTES:

- Direction specified here is in relation to the testbench
 i.e. 'alu_rst' is an output from the testbench and an input pin on the DUT
- The agent has to be able to execute a 'rst_op' operation and will need to drive the ALU reset pin in response to such a request
- The 'a' & 'b' use the ALU_IN_OP_WIDTH parameter which was defined under the parameters section of the config file

```
21
        - name: alu rst
          dir: output
          width: '1'
         - name: ready
          dir: input
          width: '1'
         name: valid
          dir: output
          width: '1'
         - name: op
          dir: output
          width: '3'
         - name: a
          dir: output
37
          width: ALU IN OP WIDTH
         - name: b
39
          dir: output
          width: ALU_IN_OP_WIDTH
```





ALU_in_interface.yaml

response info:

data: []

operation: 1'b0

- The **data** directive allows the user to specify what response data should be passed back from the driver to the originating sequence. We have no response data for this ALU interface
- The *operation* directive allows the user to define if the driver should pass any response data back to the sequence. Here we set the value to 1'b0 which tells the driver not to send back any response

```
response info:
          data: []
          operation: 1'b0
45
```

NOTES:

— Failing to disable responses when none are returned, will result in run times errors reporting 'response queue overflow'





ALU_in_interface.yaml

transaction_contraints:

- name : valid_op_c
- value: `{op inside {no_op,add_op, and_op, xor_op, mul_op};}'

- Defines any constraints to be used on the transaction variables
- Here we define a constraint named 'valid_op_c' to contain all valid ALU operands except the rst_op operand (as we only want to issue rst_op operands in a directed test type mode)
- The syntax for the constraint is pure SystemVerilog

```
transaction constraints:
46
         - name: valid op c
47
48
           value: '{ op inside {no op, add op, and op, xor op, mul op}; }'
49
50
         transaction vars:
51
         - name: op
52
           type: alu in op t
53
           iscompare: 'True'
54
           isrand: 'True'
55
         - name: a
           type: bit [ALU IN OP WIDTH-1:0]
57
           iscompare: 'True'
58
           isrand: 'True'
59
         - name: b
           type: bit [ALU_IN_OP_WIDTH-1:0]
           iscompare: 'True'
           isrand: 'True'
62
63
```





ALU_in_interface.yaml

transaction_vars:

iscompare : `True'

isrand: 'True'

name: 'op'

- Defines any variable to be used by the transaction class.
- Variables in the transaction class reflect the untimed information used during a transfer on the bus
- For the ALU, the transaction will specify the operation and the a & b operands
- Each of these transaction variables can be randomized since we specified isrand: 'True'
- Within the generated transaction class, each of the transaction variables will be included in a do_compare method since we specified iscompare: 'True'

NOTES:

- Unconstrained arrays cannot be specified
- If you need an unconstrained array, declare a fixed array and modify the generated code

```
46
        transaction constraints:
47
        - name: valid op c
48
          value: '{ op inside {no op, add op, and op, xor op, mul op}; }'
49
50
         transaction vars:
51
         - name: op
52
           type: alu in op t
53
           iscompare: 'True'
54
           isrand: 'True'
55
         - name: a
56
          type: bit [ALU IN OP WIDTH-1:0]
           iscompare: 'True'
57
58
           isrand: 'True'
59
         - name: b
          type: bit [ALU IN OP WIDTH-1:0]
60
           iscompare: 'True'
61
           isrand: 'True'
62
63
```





ALU_in interface package

Generating the Interface Code


Execute the following command to generate the ALU_in agent code

python \$UVMF_HOME/scripts/yaml2uvmf.py ALU_in_interface.yaml

 You can create a simple .bat file on Windows to set the \$UVMF_HOME environment variable and then call python on your config file

```
set QUESTA ROOT=C:/MentorTools/questasim 2019.2
 set UVMF HOME=C:/graemej/UVM FRAMEWORK/UVMF Repo 2019.4
python %UVMF HOME %/scripts/yaml2uvmf.py ALU in interface.yaml
pause
```

- All UVMF agent code is placed under uvmf_template_output / verification_ip / interface_packages
- All generated code for the **ALU_in** agent will be saved under the **ALU_in_pkg** folder [as shown opposite]





parameterized ALU agent

```
parameters:

name: ALU_IN_OP_WIDTH

type: int

value: '8'
```

Impact of Using Parameters

- All classes and interfaces within the generated UVMF code for the ALU agent will be parameterized with the parameters we specified in the YAML configuration file
- *Tip*: Only use parameters if you really need them as it does complicate the generated code

```
interface ALU_in_if #(
  int ALU_IN_OP_WIDTH = 8)
(
```

```
class ALU_in_monitor #(
    int ALU_IN_OP_WIDTH = 8
    ) extends uvmf_monitor_base
```

```
class ALU_in_transaction #(
    int ALU_IN_OP_WIDTH = 8
    ) extends uvmf_transaction_base;
```

```
class ALU_in_configuration #(int ALU_IN_OP_WIDTH = 8) extends uvmf_parameterized_agent_configuration_base #(

.DRIVER_BFM_BIND_T(virtual ALU_in_driver_bfm #(.ALU_IN_OP_WIDTH(ALU_IN_OP_WIDTH))),

.MONITOR_BFM_BIND_T(virtual ALU_in_monitor_bfm #(.ALU_IN_OP_WIDTH(ALU_IN_OP_WIDTH)))

);
```






ALU_in


UVMF Transactors

 ALU_in_driver & ALU_in_monitor are class based and will be instantiated inside the agent class

 ALU_in_driver_bfm & ALU_in_monitor_bfm are interfaces & will be instantiated in the top level testbench module (hdl_top)



in_ifc







ALU_in

- Looking at the ALU_in_pkg directory
- Contains the following key files
 - ALU_in_filelist_hdl.f
 Compilation list of hdl files (the interface and the 2 BFMs)
 - ALU_in_filelist_hvl.fCompilation list of hvl files (all other files)
 - ALU_in_pkg.sv
 This is the verification package (HVL) that `includes all the generated classes for our VIP agent (all from directory src)
 - ALU_in_pkg_hdl.sv
 This package will be used for the HDL part of the VIP. The HDL part is synthesized by the emulator.
 - compile.do
 Contains the compile command for the generated agent. Use on Windows or Linux
 - Makefile
 Contains the compile commands for the generated agent. Use on Linux

interface_packages ALU_in_pkg ALU_in_filelist_hdl.f ALU_in_filelist_hvl.f ALU_in_pkg.sv ALU_in_pkg_hdl.sv Makefile

uvmf template output


in the image is a second of the image is a sec

NOTES:

There may be some additional meta-data files generated in the ALU in pkg directory. These can be ignored.



in ifc



ALU_in

Looking at the ALU_in_pkg/src directory

— ALU_inreg_adaptor.svh

Template adaptor for UVM register layer. Requires user to fill in functionality.

— ALU_in_agent.svh

Agents class (parameterized)

ALU_in_configuration.svh

Configuration class for the agent

— ALU_in_driver.svh

Driver class to be instantiated in the agent

ALU in driver bfm.sv

Bus functional model to convert transactions to protocol pin wiggles. Requires user to fill in functionality

— ALU in if.sv

Signal interface for the agent. User can optionally add protocol assertions in here.

— ALU_in_macros.sv


Defines structs used to pass data between classes, hvl, BFMs and hdl

— ALU_in_monitor.svh

Monitor class to be instantiated in the agent

ALU in monitor bfm.sv

Bus functional model to convert the protocol pin wiggles to transactions. Requires user to fill in functionality







ALU_in

Looking at the ALU_in_pkg/src directory

— ALU_in_random_sequence.svh

Starter sequence. Randomizes 1 instance of the ALU_in transaction class and sends to sequencer.

Extended from ALU_in_sequence_base

ALU_in_responder_sequence.svh

This sequence class can be used to provide stimulus when an interface has been configured to run in a responder mode. Requires user to fill in functionality

— ALU_in_sequence_base.svh

Base class with useful methods that all inherited sequences can utilize


— ALU_in_transaction.svh

This is the sequence item that we will use in our sequences. Extends from 'uvmf_transaction_base.svh' which contains global "id" which holds a unique number for every transaction. Also contains several methods for printing, comparing, etc


ALU_in_transaction_coverage.svh

This class records ALU_in transaction information using a covergroup named ALU_in_transaction_cg.

An instance of this coverage component is instantiated in the uvmf parameterized agent if the has coverage flag is set







ALU_in


Looking at the ALU_in_pkg/src directory

— ALU_in_typedefs.svh


This file contains defines and typedefs used only in the testbench (HVL) side of the testbench. Package may not contain any defines or typedefs after but will still be generated

— ALU_in_typedefs_hdl.svh

This file contains defines and typedefs used by the interface package performing transaction level simulation activities. This package is used by the driver/monitor BFMs







ALU_out_interface.yaml

```
uvmf:
```

```
interfaces:
ALU_out:
    clock: clk
    reset: rst
    reset_assertion_level: `False'
```

```
ALU_out_interface.yaml 

1 uvmf:
2 interfaces:
3 ALU_out:
4 clock: clk
5 reset: rst
6 reset_assertion_level: 'False'
```

- Separate YAML configuration file for the ALU output signal interface
- Agent name = ALU_out
- Primary clock = clk
- Primary reset = rst, with active low polarity





ALU_out_interface.yaml

config_constraints: [] config_vars: []

 No configuration variables or constrains specified for the ALU_out agent

```
hdl_typedefs: []
hvl_typedefs: []
```

No types declared for the ALU_out agents

parameters:

name: ALU_OUT_RESULT_WIDTH

type: int

- value: '16'

Parameter to define the width of the ALU result defined

```
config constraints: []
         config vars: []
10
11
         hdl typedefs: []
12
         hvl typedefs: []
13
14
         parameters:
15
         - name: ALU OUT RESULT WIDTH
16
           type: int
          value: '16'
17
```



ALU_out_interface.yaml

ports:

dir: input

name: done

width: '1'

Define names, directions and widths of all signals on the ALU output interface

NOTES:

- Direction specified here is in relation to the testbench
 i.e. 'done' is an output from the ALU (DUT) and an input to the testbench
- The 'result' signal use the ALU_OUT_RESULT_WIDTH parameter which was defined in the parameter section of the YAML configuration file

```
19 ports:
20 - dir: input
21 name: done
22 width: '1'
23 - dir: input
24 name: result
25 width: ALU_OUT_RESULT_WIDTH
26
```





ALU_out_interface.yaml

```
response_info:
```

data: []

operation: 1'b0

```
27 response_info:
28 data: []
29 operation: 1'b0
```

- For the ALU_out agent, we have no response data to be passed back to the sequence
- Leave with empty/default values.





ALU_out_interface.yaml

transaction_contraints: [] transaction_vars:

iscompare: 'True'

isrand: 'False'

name: result

type: bit [ALU_OUT_RESULT_WIDTH-1:0]

- The ALU_out agent has no transaction constraints
- The **ALU out** agent has a transaction class which contains a single variable called 'result'. The width of the variable is defined by the agent parameter ALU_OUT_RESULT_WIDTH), which is set to 16 by default.
- Since we only monitor this interface, there is no need to randomize the transaction so we specify isrand: 'False'
- We will want to compare the result variable in the transaction class do_compare method so we specify iscompare: 'True'

```
30
         transaction constraints: []
31
         transaction vars:
32
         - iscompare: 'True'
33
          isrand: 'False'
34
35
          name: result
36
          type: bit [ALU OUT RESULT WIDTH-1:0]
37
```





ALU_out_if


Generating the Interface Code

— Execute the following command to generate the **ALU_in** agent code

python \$UVMF_HOME/scripts/yaml2uvmf.py ALU_out_interface.yaml



- All UVMF agent code is placed under uvmf_template_output / verification_ip / interface_packages
- All generated code for the ALU_out agent will be saved under the ALU_out_pkg folder [as shown opposite]
- There may be some additional meta-data files generated in the ALU_out_pkg directory. These can be ignored







ALU_environment.yaml

- UVMF Environment Packages
 - UVMF uses a separate environment level YAML configuration file to generate the environment level classes
 - The classes for the environment, its configuration, and sequence are included in the generated environment package
 - It can optionally include predictor and scoreboard classes
 - The environment package can be reused when a block level UVMF testbench is being used as part of a subsystem/chip level testbench.
- The environment config file *(ALU_environment.yaml)* is covered in more detail in the following slides



ALU_environment.yaml

```
uvmf:
```

environments:

ALU:

Tells UVMF code generator to create an environment with name 'ALU_env_pkg'

agents:

- name: ALU_in_agent

type: ALU_in

- name: ALU_out_agent

type: ALU_out

```
ALU_environment.yaml \( \text{S} \)

1 uvmf:
2 environments:
3 ALU:
4
5 agents:
6 - name: ALU_in_agent
7 type: ALU_in
8 - name: ALU_out_agent
9 type: ALU_out
10
```

Tells UVMF code generator to include 1 x ALU_in agent and 1 x ALU_out agent.

- -name defines the instance name
- -type is the name of the agent given by the user in the interface YAML configuration file



ALU_environment.yaml

analysis_components:

name: ALU_pred

type: ALU_predictor

```
10
11 analysis_components:
12 - name: ALU_pred
13 type: ALU_predictor
14 analysis_exports: []
15 analysis_ports: []
```

Tells UVMF code generator to include a component of type ALU_predictor with instance name ALU pred.

This ALU_predictor component has not been defined yet and will be described in a separate YAML configuration file.

analysis_exports: []
analysis_ports: []

These allow the user to specify analysis exports & ports to add to the environment class, typically implemented when the block level environment is to be utilized within a larger system level UVM testbench.

We don't need to specify anything here for the ALU testbench.



ALU_environment.yaml

```
config_constraints: []
config_vars: []
```

parameters: []

```
17 config_constraints: []
18 config_vars: []
19
20 parameters: []
21
```

These allow the user to specify environment level configuration variables, configuration constraints and parameters for the environment class.

env

Parameters specified here can be passed down into any of the instantiated agents or other analysis components.

We don't need to specify anything here for the ALU testbench.



ALU_environment.yaml

scoreboards:

name: ALU sb

sb type: uvmf in order scoreboard

trans_type: ALU_out_transaction

```
scoreboards:
        name: ALU sb
          sb type: uvmf in order scoreboard
          trans type: ALU out transaction
26
        subenvs: []
```

subenvs: []

The *scoreboards* entry allow the user to specify any scoreboard components to be added the environment class.

Here we specify the following for ALU testbench

- Add a scoreboard component with instance name = ALU_sb
- The class type for the scoreboard = uvmf_in_order_scoreboard. This is a UVMF base library component
- We define the transaction class that the scoreboard will operate on to be ALU out transaction

The subenvs entry allows the user to import other pre-generated UVMF environments, thus creating a hierarchical environment.

Typically this is used when importing QVIP UVMF environments or creating a system level UVMF testbench that is reusing block level UVMF environments

We don't need to specify anything here for the ALU testbench





ALU_environment.yaml

tlm_connections

driver: ALU_in_agent.monitored_ap

receiver: ALU_pred.ALU_in_agent_ae

```
tlm_connections:

- driver: ALU_in_agent.monitored_ap  # connection 00

receiver: ALU_pred.ALU_in_agent_ae

- driver: ALU_pred.ALU_sb_ap  # connection 01

receiver: ALU_sb.expected_analysis_export


- driver: ALU_out_agent.monitored_ap  # connection 02

receiver: ALU_sb.actual_analysis_export
```

The *tlm_connections* entry allows the user to specify a point to point connection between 2 ports/exports

The *driver* entry is the start point
The *receiver* entry is the end point

For the ALU testbench we specify 3 connections as shown in the diagram below





Environment Config File

ALU_environment.yaml

TLM Connections: Details

```
# connection 00
- driver: ALU in agent.monitored ap
  receiver: ALU pred.ALU in agent ae
```

: instance name of agent ALU_in_agent

monitored_ap : fixed name for analysis port on all UVMF agents

: instance name of ALU predictor ALU pred

ALU_in_agent_ae : fixed name for predictor analysis export

```
# connection 01
- driver: ALU pred.ALU sb ap
 receiver: ALU_sb.expected_analysis_export
```

```
ALU_pred
                             : instance name of predictor
```

: fixed name for analysis port on scoreboard ['_ap' added to inst name] ALU_sb_ap

ALU_sb : instance name of scoreboard

expected_analysis_export : fixed name for scoreboard 'expected' analysis export



Environment Config File

ALU_environment.yaml

■ TLM Connections : Details (cont)

```
- driver: ALU_out_agent.monitored_ap  # connection 02 receiver: ALU_sb.actual_analysis_export
```

ALU_out_agent : instance name of agent

monitored_ap : fixed name for analysis port on all UVMF agents

ALU_sb : instance name of ALU scoreboard

actual_analysis_export : fixed name for scoreboard 'actual' analysis export



Environment Config File

ALU_util_comp_alu_predictor.yaml

■ The predictor to be used in our environment can optionally either be defined in the same YAML file as the environment or in a separate file. For the ALU testbench we shall use a separate file

```
util_components:
ALU_predictor:

analysis_exports:
- name: ALU_in_agent_ae
    type: 'ALU_in_transaction #()'
analysis_ports:
- name: ALU_sb_ap
    type: 'ALU_out_transaction #()'

type: predictor

Currently the only sup
```

```
ALU_util_comp_alu_predictor.yaml 

1 uvmf:
2 util_components:
3 ALU_predictor:
4 analysis_exports:
5 - name: ALU_in_agent_ae
6 type: 'ALU_in_transaction #()'
7 analysis_ports:
8 - name: ALU_sb_ap
9 type: 'ALU_out_transaction #()'
10 type: predictor
```

Tells UVMF code generator to create exports/ports with the specified names and specified transaction types

Currently the only supported util_component type is predictor. In future releases of UVMF this will be expanded to include coverage components



ALU_env_pkg

Generating the Environment Code

- In order to generate the environment level code, we need to specify the YAML configuration files for the environment, the predictor component and for each of the interfaces instantiated in that environment
- Execute the following command to generate the **ALU_in** environment code

 You can create a simple .bat file on Windows to set the \$UVMF_HOME environment variable and then call python on your YAML config files as shown below

```
uvmf_template_output

verification_ip
environment_packages


ALU_env_pkg
src
ALU_env_configuration.svh
ALU_env_sequence_base.svh
ALU_env_typedefs.svh
ALU_env_typedefs.svh
ALU_env_pkg.sv
compile.do
Makefile
interface_packages
```

```
1  @set QUESTA_ROOT=C:/MentorTools/questasim_10.7c
2  @set UVMF_HOME=%QUESTA_ROOT%/examples/UVM_Framework/UVMF_3.6h
3
4  python %UVMF_HOME%/scripts/yaml2uvmf.py ALU_in_interface.yaml ALU_out_interface.yaml ALU_util_comp_alu_predictor.yaml ALU_environment.yaml
5  pause
```



ALU_env_pkg

- Files get generated under uvmf_template_output/verification_ip/environment_packages/ALU_env_pkg
- The key files are as follows:
- ALU_environment.svh
 - ALU environment class that instantiates the agents, scoreboards, predictors & connects them
- ALU_env_configuration.svh
 - Configuration class for 'ALU' environment
- ALU_env_sequence_base.svh
 - Base sequence class for any environment level sequences
- ALU_env_typedefs.svh
 - Contains any defines and typedefs to be compiled for use with the environment package
- ALU_predictor.svh
 - Generated predictor class for ALU environment.
 - User will need to add code to predictor model to implement the prediction function
- ALU_env_pkg.sv
 - ALU Environment package
- compile.do
 - Contains the compile commands for the generated environment package. Use on Windows or Linux
- Makefile
 - Contains the compile commands for the generated environment package. Use on Linux





ALU Bench Config File

ALU_bench.yaml

- UVMF Top Level Testbench
 - The bench config file will be used to generate the UVMF top level testbench
 - The top level testbench will instantiate the ALU env (which in turn instantiates the ALU interface agents as well as the environment configuration class
 - It facilitates the top-down configuration of the environment, which in turn configures the agents.
 - It provides a default sequences and a default test to run
 - It provides a simulation directory and makefile/run.do file for compiling and simulating the generated code
 - The code generated from the bench level config file is specific to the DUT it is testing and in general will be non-reusable code.
- Lets look at the bench config file (ALU_bench.yaml) in more detail





ALU Bench Config File

ALU_bench.yaml

uvmf:

benches:

Tells UVMF code generator to create a

ALU:

bench with name 'ALU'

active_passive:

- bfm_name: ALU_in_agent

value: ACTIVE

- bfm_name: ALU_out_agent

value: PASSIVE

Tells UVMF code generator to include the specified agents & defines if the agents are ACTIVE or **PASSIVE**

For the ALU testbench, the ALU in agent will be generating stimulus and monitoring the signal interface, so set it ACTIVE.

The ALU out agent will not drive stimulus as it only monitors DUT output signals, so set it PASSIVE.

```
1 uvmf:
     benches:
       ALU:
  5
         active passive:
  6
         - bfm name: ALU in agent
           value: ACTIVE
 7
  8
         - bfm_name: ALU_out_agent
           value: PASSIVE
 9
 10
         clock half period: 5ns
 11
         clock phase offset: 9ns
 12
 13
         interface params: []
 14
 15
 16
         reset assertion level: 'False'
         reset duration: 200ns
 17
 18
 19
         top env: ALU
```





ALU Bench Config File

ALU_bench.yaml

clock_half_period: 5ns

clock_phase_offset: 9ns

Defines the period and phase offset of the top level testbench clock

interface_params: []

Enables user to specify how any underlying BFMs should be parameterized. Not used for ALU testbench

reset assertion level: 'False'

reset_duration: 200ns

Defines the assertion level and duration of the top level testbench reset

top_env: ALU

The name of the top level environment to instantiate in this bench. For the ALU testbench this is the ALU environment

```
ALU_bench.yaml 🔀
 1 uvmf:
    benches:
      ALU:
 4
 5
        active passive:
        - bfm name: ALU in agent
7
          value: ACTIVE
8
        - bfm_name: ALU_out_agent
          value: PASSIVE
9
10
        clock half period: 5ns
11
        clock phase offset: 9ns
12
13
        interface params: []
14
15
16
        reset assertion level: 'False'
17
        reset duration: 200ns
18
19
        top env: ALU
```





ALU testbench

Generating the Testbench Code

- In order to generate the top level testbench code, we need to specify the YAML configuration file for the bench and for each of the environments, predictors & interfaces instantiated in that bench
- Execute the following command to generate the **ALU** bench code

 You can create a simple .bat file on Windows to set the \$UVMF_HOME environment variable and then call python on your YAML config files as shown below


```
1  @set QUESTA_ROOT=C:/MentorTools/questasim_10.7c
2  @set UVMF_HOME=%QUESTA_ROOT%/examples/UVM_Framework/UVMF_3.6h
3  
4  python %UVMF_HOME%/scripts/yaml2uvmf.py ALU_in_interface.yaml ALU_out_interface.yaml ALU_util_comp_alu_predictor.yaml ALU_environment.yaml ALU_bench.yaml
5  
pause
```





project_benches/ALU

- Generates the top level UVMF testbench plus scripts for compiling and running the simulation
- Files generated under








project_benches/ALU

Files generated under

- docs
- Placeholder folder for user to place documentation








project_benches/ALU

Files generated under

- registers
- Placeholder folder for user to place register layer package







project_benches/ALU

Files generated under

uvmf_template_output/project_benches/ALU


- rtl
- Placeholder folder for user to place RTL DUT code

NOTE:

This is an optional location to place the DUT code.

The user can place their DUT code anywhere they want.

- rtl/verilog/verilog_dut.v
- Dummy Verilog DUT code created by the code generator and instantiated in hdl_top
- rtl/vhdl/vhdl_dut.v
- Dummy VHDL DUT code created by the code generator and instantiated in hdl_top








project_benches/ALU

Files generated under

- sim
- Directory where user should run simulations
- Contains *invoke_questa.bat* script for windows users to compile & load the simulation
- Contains *Makefile* for Linux users to compile & run testbench
- Contains *compile.do* for Windows users to compile the testbench
- Contains *run.do* for Windows users to run the testbench
- Contains *wave.do* which is populated with agent transactions & interface signals
- Also contain some other support files for emulation users plus a testlist for Questa VRM users.







project_benches/ALU

Files generated under

uvmf_template_output/project_benches/ALU

- tb
- Multiple sub-folders for testbench

■ Parameters

Top level testbench params package (interface names, etc)

Sequences


- top level sequence and a sequence base class
- register sequence template class
- Sequence package

■ testbench


- hdl_top.sv : top level module based TB
- hvl_top.sv : non-synthesizable parts of top level TB

tests

- default test (test_top), extended from test base class
- Derived test (extended from test_top) template class
- register test template class
- test package







Agenda

- Introduction
- ALU Overview
- Config Files Explained
- Compile and Simulate Generated Code
- Adding DUT Specific Functionality





project_benches/ALU/sim

OS Considerations

— Linux

make debug : compiles and loads the testbench in the Questa GUI (interactive simulation)

make build : only compiles the generated code

make run_gui : invokes interactive simulation without recompiling the code
 make run_cli : invokes command line simulation without recompiling the code

Windows

- do compile.do : compiles the generated testbench code
- do run.do : loads the testbench in Questa
- invoke_questa.bat: invokes Questa and executes the compile.do and run.do TCL files to compiled and load the simulation
- Makefile sets default OS architecture to 32 bit
 - If running on the 64 bit version of Questa on Linux, you can change the OS setting to 64 bit as follows;

```
make build MACHINE_ARCH='-64' make debug MACHINE_ARCH='-64'
```





project_benches/ALU/sim


- Bench level config file
 - Generated Makefile / run.do invokes vsim with +UVM TESTNAME=test top
 - Also applies several other switches to vsim that are required to run the UVMF simulation
 - Example vsim command from the run.do script is shown below
 - We recommend that you do not remove any of the switches being applied

```
vsim -i -32 -sv seed random +UVM TESTNAME=test top \
              +UVM VERBOSITY=UVM HIGH \
              -permit unmatched virtual intf +notimingchecks \
              -suppress 8887 -uvmcontrol=all -msgmode both \
              -classdebug -assertdebug \
              +uvm_set_config_int=*,enable_transaction_viewing,1 \
              -do " set NoQuitOnFinish 1; onbreak {resume}; run 0; \
                   do wave.do; set PrefSource(OpenOnBreak) 0; \
                   radix hex showbase; "optimized debug top tb
```






project_benches/ALU/sim







project_benches/ALU/sim

- Wave Window: Auto populated with UVMF agent interface signals and transactions
 - Screen shot shows wave window after running simulation for 500 ns



Transactions generated from the UVMF agent monitors

Just shows default values for transaction data members. DUT not driving any values yet.





project_benches/ALU/tb/tests/src

- Default test : top_test.svh
 - Extends from uvmf_test_base
 - Is parameterized with the configuration, environment and sequence to use
 - Build phase kicks off top down configuration

```
typedef ALU env configuration ALU env configuration t;
25 typedef ALU environment ALU environment t;
27⊖ class test top extends uvmf test base #(.CONFIG T(ALU env configuration t),
                                           .ENV T(ALU environment t),
29
                                           .TOP LEVEL SEQ T(ALU bench sequence base));
30
     `uvm component utils( test top );
31
32
                                                                      This is the default top level
   string interface names[] = {
       ALU in agent BFM /* ALU in agent
                                              [0] */,
                                                                      virtual sequence that gets
       ALU out agent BFM /* ALU out agent
                                              [1] */
                                                                      executed
36
   };
37
   uvmf active passive t interface activities[] = {
       ACTIVE /* ALU in agent
                                  [0] */,
       PASSIVE /* ALU out agent
40
41
42
   // FUNCTION: new()
    function new( string name = "", uvm component parent = null );
        super.new( name ,parent );
     endfunction
   // FUNCTION: build phase()
    virtual function void build phase(uvm phase phase);
52
53
       super.build phase(phase);
       configuration.initialize(BLOCK, "uvm test top.environment", interface names, null, interface activities);
55
     endfunction
56
57 endclass
```





project_benches/ALU/tb/sequences/src

- Default virtual sequence : ALU_bench_sequence_base.svh
 - 1. Construct ALU_in agent sequence
 - 2. Both agents held until reset is deasserted
 - 3. Placeholder to start a responder sequence
 - 4. Starts agent random sequence and repeats 25 times. (Only the ALU_in agent was set ACTIVE, so only one sequence executed here)
 - 5. Wait for 400 clock cycles after sequences have finished to flush and data from DUT

```
virtual task body();
       // Construct sequences here
 85
       ALU in agent random seq
                                    = ALU in agent random seq t::type id::create("ALU in agent random seq")
 86
 87
        fork
        ALU in agent config.wait for reset();
        ALU out agent config.wait for reset();
 90
       join
 91
       // Start RESPONDER sequences here
 93
       fork
 94
       join none
 95
 96
      // Start INITIATOR sequences here
 97
       fork
           repeat (25) ALU_in_agent_random_seq.start(ALU_in_agent_sequencer);
 98
       join
100
101
       // UVMF CHANGE ME : Extend the simulation XXX number of clocks after
102
       // the last sequence to allow for the last sequence item to flow
103
       // through the design.
104
105
       fork
106
        ALU in agent config.wait for num clocks(400);
        ALU out agent config.wait for num clocks(400);
107
      join
109
      endtask
```





project_benches/ALU/tb/sequences/src

- Default sequence : ALU_bench_sequence_base.svh
 - Sequence body (shown on previous slide)
 - o creates agent sequences
 - The ALU_out agent is passive so it has no default sequence to run
 - Repeats each agent sequence to run 25 times
 - The default random sequence randomizes and generates 1 transaction.
 - Uses utility methods in agent configs to wait for specified number of clocks
 - Sequence code (not shown)
 - Extends from uvmf_sequence_base
 - Defines sequence handles for to run on each active agent.
 - Gets the config handles for each agent from the UVM config DB
 - Get the sequencer handles for each agent from the UVM config DB





Agenda

- Introduction
- ALU Overview
- Config Files Explained
- Compile and Simulate Generated Code
- Adding DUT Specific Functionality






Completing the UVMF Testbench

- User modifications to the UVMF Generated Code
 - You generated the UVMF testbench from bench level YAML configuration file. Now you need to add DUT specific code into some of the generated files.
 - These modification steps include
 - 1. Adding the DUT & wiring it up to the BFMs and the clock/reset
 - 2. Adding protocol specific information to the driver BFMs
 - 3. Adding protocol specific information to the monitor BFMs
 - 4. Adding DUT specific behavior to the predictor
 - You will then need to create additional tests & sequences to exercise the DUT functionality, which requires the following steps
 - 1. Extending the default test to create a new test which overrides the default sequence
 - 2. Extending the default sequence to create a new sequence that generates the desired stimulus for the test.
- The following slides will look at the code changes required to implement each of the above steps





project_benches/ALU/tb/testbench/hdl_top.sv



Clocks & Resets

- The hdl_top module contains simple clock and reset generation code that the user can modify to change frequencies, add more clocks, etc depending on the need for their specific DUT
- The clock frequency, clock offset, reset polarity & reset duration were specified from the bench level YAML configuration file


```
clock half period: 5ns
        clock phase offset: 9ns
12
13
14
        interface params: []
15
16
        reset assertion level: 'False'
        reset duration: 200ns
```

YAML ALU BENCH CONFIG

- In the case of the ALU IP we can leave this code unmodified
- For other DUTs you may need to modify this code to generate different frequency clocks or opposite polarity resets


```
34⊖ module hdl top;
35 // pragma attribute hdl top partition module xrtl
38 bit clk:
       // Instantiate a clk driver
      // tbx clkgen
       initial begin
          clk = 0:
43
          #9ns:
440
          forever begin
45
             clk = \sim clk;
             #5ns;
47
           end
48
       end
50 bit rst;
       // Instantiate a rst driver
      // tbx clkgen
       initial begin
          rst = 0:
          #200ns:
          rst = 1;
```







project_benches/ALU/tb/testbench/hdl_top.sv



The DUT


- The DUT RTL model is alu.v
- This file is located at the top level of the tutorial directory.
- You can copy this file into the corresponding rtl folder under your uvmf_template_output/project_benches/ALU/rtl/verilog which was created when you ran your python config files

NOTE: You do not have to place the DUT RTL code in this this directory. This is merely a placeholder location for DUT source code but it can reside anywhere on disk.





project_benches/ALU/tb/testbench/hdl_top.sv



Instantiate the DUT

- Edit the file project_benches/ALU/tb/testbench/hdl_top.sv
- Find the comment that says "Instantiate DUT here"
- Remove the instantiations of 'dut verilog' & 'dut vhdl'
- Add instance of the ALU and wire up ports to the corresponding agent interface

Original Code

```
// UVMF_CHANGE_ME : Add DUT and connect to signals in _bus interfaces listed above
// Instantiate your DUT here
// These DUT's instantiated to show verilog and vhdl instantiation
verilog_dut dut_verilog(.clk(clk), .rst(rst), .in_signal(vhdl_to_verilog_signal), .out_signal(verilog_to_vhdl_signal));
work.vhdl_dut(rtl) dut_vhdl( .clk(clk), .rst(rst), .in_signal(verilog_to_vhdl_signal), .out_signal(vhdl_to_verilog_signal));
80
```

Modified Code

```
// UVMF CHANGE ME : Add DUT and connect to signals
  // Instantiate your DUT here
     alu #(.OP WIDTH(8), .RESULT WIDTH(16)) DUT
          // ALU connections
78
                  (ALU in agent bus.clk ) ,
          .clk
                  (ALU in agent bus.alu rst ) ,
80
          .rst
          .ready (ALU in agent bus.ready ) ,
81
82
          .valid (ALU in agent bus.valid ) ,
                  (ALU in agent bus.op ) ,
83
          .op
                 (ALU in agent bus.a ) ,
84
          .a
                  (ALU in agent bus.b ) ,
85
          .b
                 (ALU out agent bus.done ) ,
86
          .done
          .result (ALU out agent bus.result ) );
```

NOTES:

The following files have define the Systemverilog interface signals:


- uvmf template output/verification ip/interfaces/ALU in pkg/src/ALU in if.sv
- uvmf template output/verification ip/interfaces/ALU out pkg/src/ALU out if.sv

The testbench power up reset signal 'rst' is passed in to the agent BFM interfaces. However, the ALU 'rst' pin needs to be driven active either when the power up reset is active or when a RST_OP transaction is generated by a UVM test/sequence. The ALU 'rst' is therefore be driven by the ALU in agent. You will modify the ALU in driver BFM file to implement this in a later step.





project_benches/ALU/tb/testbench/hdl_top.sv



Compiling The DUT

- Go to the folder project_benches/ALU/sim
- There is a compile.do for Windows customers and a Makefile for Linux users.

— compile.do :

Remove the compilation lines for the default verilog_dut.v & vhdl_dut.vhd
 Original

```
vlog -sv -timescale 1ps/1ps -suppress 2223,2286 $env(UVMF_PROJECT_DIR)/rtl/verilog/verilog_dut.v vcom $env(UVMF_PROJECT_DIR)/rtl/vhdl/vhdl_dut.vhd
```

Replace with the vlog command to compile the ALU.v source file


Modified

```
vlog -sv -timescale 1ps/1ps -suppress 2223,2286 $env(UVMF_PROJECT_DIR)/rtl/verilog/alu.v
```





project_benches/ALU/tb/testbench/hdl_top.sv



- Compiling The DUT
 - Go to the folder project_benches/ALU/sim
 - There is a compile.do for Windows customers and a Makefile for Linux users.
 - Makefile
 - Modify the source file list from the default verilog_dut.sv to use the alu.v source file

Original

```
# UVMF_CHANGE_ME : Reference Verilog DUT source.

114 ALU_VERILOG_DUT =\
115 $ (UVMF_PROJECT_DIR)/rtl/verilog_/verilog_dut.v
```

Modified

```
# UVMF_CHANGE_ME : Reference Verilog DUT source.

114 ALU_VERILOG_DUT =\
115 $ (UVMF_PROJECT_DIR) / rtl/verilog/alu.v
```

Modify the comp_ALU_dut target to only now compile up a Verilog DUT

Original

```
# UVMF_CHANGE_ME : Add make target to compile your dut here
comp_ALU_dut: comp_ALU_verilog_dut comp_ALU_vhdl_dut
```


Modified

```
# UVMF_CHANGE_ME : Add make target to compile your dut here comp_ALU_dut: comp_ALU_verilog_dut
```





project_benches/ALU/tb/testbench/hdl_top.sv



Simulating with the ALU DUT

Go to the folder project_benches/ALU/sim

— LINUX

- Use the Makefile (make build) to compile the testbench
- Check that there are no compile errors
- Use the Makefile (make debug) to load the simulation
- Check that the ALU (instance name DUT) appears in the hierarchy of hdl top

Windows

- Use the invoke_questa.bat script to compile & load the testbench
- Check that there are no compile errors
- Check that the ALU (instance name DUT) appears in the hierarchy of hdl top







verification_ip/interface_packages/ALU_in_pkg/src/ALU_in_driver_bfm.sv



- Modifying the ALU_in driver BFM
 - Go to the folder verification_ip/interface_packages/ALU_in_pkg/src
 - Edit the file ALU_in_driver_bfm.sv and locate the 'initiate_and_get_response' task
 - By default the UVMF generator just has 4 consecutive clock delays inserted in to the driver. No data
 is actually driven onto the ALU_in bus interface
 - This code needs to be modified to implement the interface protocol

Original Code

```
task initiate and get response(
  // This argument passes transaction variables used by an initiator
  // to perform the initial part of a protocol transfer. The values
  // come from a sequence item created in a sequence.
  input ALU in initiator s ALU in initiator struct,
  // This argument is used to send data received from the responder
  // back to the sequence item. The sequence item is returned to the sequence.
  output ALU_in_responder_s ALU_in_responder_struct
  );// pragma tbx xtf
   // Initiate a transfer using the data received
   @(posedge clk i);
   @(posedge clk i);
   // Wait for the responder to complete the transfer then place the responder data into
   // ALU in responder struct.
   @(posedge clk i);
   @(posedge clk i);
  pragma uvmf custom initiate and get response end
```





verification_ip/interface_packages/ALU_in_pkg/src/ ALU_in_driver_bfm.sv



- Modifying the ALU_in driver BFM
 - Replace the 4 consecutive clock cycle delays with the following code

```
234
        @(posedge clk i);
                                                                                              Modified Code
235
        $dispLay("alu in driver bfm : Inside knitiate and get response");
236⊜
        case (ALU in initiator struct.op)
237
         rst op : do assert rst(ALU in initiator struct.op);
238
          default : alu in op(ALU in initiator struct.op, ALU in initiator struct.a, ALU in initiator struct.b);
239
        endcase
240
      endtask
```

NOTES:

The reset op code only drives the ALU reset pin and is therefore handled separately in it's own task.

Add the following 2 tasks to the module

```
242
                                                      New Code
      task do assert rst(input alu in op t op);
243⊖
      $display("%d *********** Starting Reset", $time);
244
245
         op o \leq op;
246
         alu_rst_o <= 1'b0;
         repeat (10) @(posedge clk i);
247
         alu rst o \leftarrow 1'b1;
248⊖
         repeat (5) @(posedge clk i);
249
      $display("%d
250
                                      Ending Reset", $time);
251
      endtask
```

NOTES:

Any control signals like the ALU reset & valid must be driven at all times Any data signals like the ALU operator and operands are only driven for specific cycles and then set back to 'Z' values

```
task alu_in_op(input alu_in_op_t op,
                      input bit [ALU_IN_OP_WIDTH-1:0] a,
255
256
                      input bit [ALU IN OP WIDTH-1:0] b);
257
258
          alu rst o <= 1'b1;
          while ( ready i == 1'b0 ) @(posedge clk_i) ;
259
          valid o <= 1'b1;
260
261
          op o <= op;
262
          a \circ \langle = a;
263
          b \circ <= b;
264
          @(posedge clk i);
265
          valid o <= 1'b0;
266
          op_o <= \{3\{1'bz\}\}\;
267
          a o <= {ALU IN OP WIDTH{1'bz}};
268
          b o <= {ALU IN OP WIDTH{1'bz}};
269
270
                                               New Code
271
        endtask
```



DUT-code



verification_ip/interface_packages/ALU_in_pkg/src/ ALU_in_driver_bfm.sv



- Modifying the ALU in driver BFM
 - Modify the code that generates the ALU_rst_o signal as shown below

```
// These are signals marked as 'output' by the config file, but the outputs will
102
      // not be driven by this BFM unless placed in INITIATOR mode.
103
                                                                                            Original Code
      assign bus.alu rst = (initiator responder == INITIATOR) ? alu rst o : 'bz;
104
      assign alu rst i = bus.alu rst;
105
       // These are signals marked as 'output' by the config file, but the outputs will
102
       // not be driven by this BFM unless placed in INITIATOR mode.
103
                                                                                           Modified Code
       assign bus.alu rst = (initiator responder == INITIATOR) ? (alu rst o && rst i) : 'bz;
104
       assign alu rst i = bus.alu rst;
```

NOTES:

105

• We want to reset the ALU if either the top level reset (rst i) is active or when a RST OP operation is received (which drives alu rst o low). So we logically AND the 2 reset driving signals together.





verification_ip/interface_packages/ALU_in_pkg/src/ ALU_in_driver_bfm.sv



- Modifying the ALU_in driver BFM
 - The driver outputs are declared as type 'reg' & given an initial value of 'z'

```
// INITIATOR mode output signals
tri alu rst i;
reg alu rst o = 'bz;
tri valid i:
reg valid o = 'bz;
tri [2:0] op i;
reg [2:0] op_o = 'bz;
tri [ALU IN OP WIDTH-1:0] a i;
reg [ALU IN OP WIDTH-1:0] a o = 'bz;
tri [ALU IN OP WIDTH-1:0] b i;
reg [ALU IN OP WIDTH-1:0] b o = 'bz;
```

For any DUT controls that need to be at a defined '0' or '1' value, then we need to add code to reset them

```
// pragma uvmf custom interface_item_additional begin
161
        always@(negedge rst_i)
162
        begin
                                    Additional Code
              alu_rst_o <= 1'b0;
163
164
              valid o <= 1'b0;
165
        end
166
167
        always@(posedge rst_i)
168
        begin
169
              alu rst o <= 1'b1;
        pragma uvmf custom interface item additional end
```

NOTES:

- We add an always block inside the driver bfm that is sensitive to the reset to procedurally assign the storage signals that are continuously driven onto the pins based on INITIATOR/RESPONDER setting.
- For the ALU we set the valid_o and alu_rst_o signals to 0 when reset is activated
- For the ALU we have to also add an always block to set alu_rst_0 when the external reset is removed.





verification_ip/interface_packages/ALU_in_pkg/src/ALU_in_driver_bfm.sv



- Checking the driver BFM code changes
 - Use the compile.do/run.do or the Makefile (make debug) to check that there are no compilation errors in the code you have modified/added.
 - If you look at the ALU signals (ALU_in_agent_bus & ALU_out_agent_bus) you will see that the testbench is sending
 operations to the ALU and that results are being generated
 - 2. The transactions are still showing incorrect value since the monitor code has not been modified yet. You will fix this next.








verification_ip/interface_packages/ALU_in_pkg/src/ALU_in_monitor_bfm.sv




- Modifying the ALU_in monitor BFM
 - Go to the folder verification_ip/interface_packages/ALU_in_pkg/src
 - Edit the file ALU_in_monitor_bfm.sv and locate the 'do_monitor' task
 - By default the UVMF generator just has 4 consecutive clock delays inserted in to the monitor. No data
 is actually read from the ALU_in bus interface
 - This code needs to be modified to implement the interface protocol


Original Code



NOTES

This is why we see the ALU_in_transactions are all 4 cycles long and the displayed data values are just the language type defaults





DUT-code



verification_ip/interface_packages/ALU_in_pkg/src/ **ALU_in_monitor_bfm.sv**



- Modifying the ALU_in monitor BFM
 - Replace the 4 consecutive clock cycle delays with the following code

```
*****
                                                                           Modified Code
138⊜
      task do monitor(
139
               output ALU in monitor s ALU in monitor struct);
         // UVMF CHANGE ME : Implement protocol monitoring.
140
        // Hold here until signal event happens to capture bus values
141
          while (valid i == 1'b0 && alu rst i == 1'b1) begin
166⊜
167
            @(posedge clk_i);
168
          end
169
          ALU in monitor_struct.op = alu in op t'(op i);
          ALU in monitor struct.a = a i;
170
          ALU in monitor struct.b = b i;
171
172
          if (alu rst i == 1'b0) begin
173⊖
            while (alu rst i == 1'b0) begin
1749
175
              @(posedge clk i);
              ALU in monitor struct.op = rst op;
176
177
            end
178
          end
179
      endtask
```

- Wait until either valid goes high or reset goes active
- · Read bus values
- If reset active then wait until reset becomes inactive, then assign RST OP code





verification_ip/interface_packages/ALU_in_pkg/src/ALU_in_monitor_bfm.sv



- Checking the monitor BFM code changes
 - Use invoke_questa.bat or the Makefile (make debug) to check that there are no compilation errors in the code you have modified/added.
 - 1. The ALU_in transactions are now showing the actual stimulus data values and the transaction lengths match the corresponding pin signal activity. Due to simulator randomization variation, you my see different data values being generated.
 - 2. The ALU_out_transactions still have default values since you have not modified the ALU_out_monitor BFM code yet.








verification_ip/interface_packages/ALU_out_pkg/src/ **ALU_out_monitor_bfm.sv**




- Modifying the ALU_out monitor BFM
 - Go to the folder *verification ip/interface packages/ALU out pkg/src*
 - Edit the file **ALU_out_monitor_bfm.sv** and locate the '**do_monitor**' task
 - By default the UVMF generator just has 4 consecutive clock delays inserted in to the monitor. No data is actually read from the ALU_out bus interface
 - This code needs to be modified to implement the interface protocol

Original Code







verification_ip/interface_packages/ALU_out_pkg/src/ **ALU_out_monitor_bfm.sv**



- Modifying the ALU_out monitor BFM
 - Replace the 4 consecutive clock cycle delays with the following code

```
129
        task do_monitor(output ALU_out_monitor_s ALU_out_monitor_struct);
130
             UVMF CHANGE ME : Implement protocol monitoring.
131
151
152
            while ( done i == 1'b0) @(posedge clk i)
            ALU out monitor struct.result = result i;
153
154
155
          // pragma uvmf custom do monitor end
156
        endtask
```

Modified Code

NOTES

- Wait until done i goes high
- · Read result value





verification_ip/interface_packages/ALU_out_pkg/src/ALU_out_monitor_bfm.sv



- Checking the monitor BFM code changes
 - Use the compile.do/run.do or the Makefile (make debug) to check that there are no compilation errors in the code you have modified/added.
 - 1. The ALU_out transactions are now showing the actual result data values and the transaction lengths match the corresponding pin signal activity.







Adding DUT Behaviour To The Predictor



verification_ip/environment_packages/ALU_env_pkg/src/ALU_predictor.svh

- Modifying the ALU predictor
 - Go to the folder verification_ip/environment_packages/ALU_env_pkg/src
 - Edit the file ALU_predictor.svh and locate the `write_ALU_in_agent_ae' task
 - Transactions received through ALU_in_agent_ae initiate the execution of this function
 - This function performs prediction of DUT output values based on DUT input, configuration and state
 - This code needs to be modified to implement the DUT functionality

```
// FUNCTION: write ALU in agent ae
                                                                                                                        Original Code
     // Transactions received through ALU in agent ae initiate the execution of this function.
     // This function performs prediction of DUT output values based on DUT input, configuration and state
     virtual function void write ALU in agent ae(ALU in transaction #() t);
       // pragma uvmf custom ALU in agent ae predictor begin
       `uvm info("PRED", "Transaction Received through ALU in agent ae", UVM MEDIUM)
78
       `uvm info("PRED", {"
                                       Data: ",t.convert2string()}, UVM_FULL)
80
       // Construct one of each output transaction type.
81
       ALU sb ap output transaction = ALU sb ap output transaction t::type id::create("ALU sb ap output transaction");
82
83
       // UVMF CHANGE ME: Implement predictor model here.
84
       `uvm info("UNIMPLEMENTED PREDICTOR MODEL", "*
       `uvm info("UNIMPLEMENTED PREDICTOR MODEL", "UVMF CHANGE ME: The ALU predictor::write ALU in agent ae function needs to be completed
86
       `uvm info("UNIMPLEMENTED PREDICTOR MODEL",
87
88
       // Code for sending output transaction out through ALU sb ap
       ALU sb ap.write(ALU sb ap output transaction);
       // pragma uvmf custom ALU in agent ae predictor end
     endfunction
```






Adding DUT Behaviour To The Predictor



verification_ip/environment_packages/ALU_env_pkg/src/ALU_predictor.svh

- Modifying the ALU predictor
 - Insert the following case statement into the task to implement the ALU operations
 - Note that we deliberately ignore the RST_OP op code, taking care not to write a transaction out to the analysis export (which is connected to the scoreboard).

```
// Construct one of each output transaction type.
      ALU sb ap output transaction = ALU sb ap output transaction t::type id::create("ALU sb ap output transaction");
77
78
         UVMF CHANGE ME: Implement predictor model here.
79⊖
          case (t.op)
            add op: begin
 81
                       ALU sb ap output transaction.result = t.a + t.b;
                        `uvm info("PREDICT",{"ALU OUT: ",ALU sb ap output transaction.convert2string()},UVM MEDIUM);
                       // Code for sending output transaction out through alu sb ap
83
                       ALU sb ap.write(ALU sb ap output transaction);
 85
 86⊖
            and op: begin
 87
                       ALU sb ap output transaction.result = t.a & t.b;
 88
                        `uvm info("PREDICT",{"ALU OUT: ",ALU sb ap output transaction.convert2string()},UVM MEDIUM);
                       // Code for sending output transaction out through alu sb ap
 90
                       ALU sb ap.write(ALU sb ap output transaction);
 91
 92⊖
            xor op: begin
 93
                       ALU sb ap output transaction.result = t.a ^ t.b;
 94
                        `uvm info("PREDICT",{"ALU OUT: ",ALU sb ap output transaction.convert2string()},UVM MEDIUM);
 95
                       // Code for sending output transaction out through alu sb ap
                       ALU sb ap.write(ALU sb ap output transaction);
 96
97
 98⊜
            mul op: begin
99
                       ALU sb ap output transaction.result = t.a * t.b;
                        `uvm_info("PREDICT",{"ALU_OUT: ",ALU_sb_ap_output_transaction.convert2string()},UVM_MEDIUM);
101
                       // Code for sending output transaction out through alu sb ap
                       ALU sb ap.write(ALU sb ap output transaction);
102
103
104
          endcase // case (op set)
105
                                                                                                   Modified Code
      endfunction
```





Adding DUT Behaviour To The Predictor



verification_ip/environment_packages/ALU_env_pkg/src/ALU_predictor.svh

- Checking the predictor code changes
 - Use the invoke_questa.bat or the Makefile (make debug) to check that there are no compilation errors in the code you have modified/added.
 - Run the simulation to the end and examine the transcript
 - During the simulation, the scoreboard will generate a message each time it does a compare of the expected data from the predictor and the actual data from the DUT
 - You should see several messages (one for each transaction) similar to the following:

```
# UVM_INFO C:/MentorTools/questasim_10.7b/examples/UVM_Framework/UVMF_3.6h/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(106) @ 2269000: uvm_test_top.environment.ALU_sb [SCBD] MATCH! - EXPECTED: result:0x00fc ACTUAL: result:0x00fc
```

 The scoreboard will also report a summary of the total number of compares and the number of MATCHES/MISMATCHES

UVM_INFO C:/MentorTools/questasim_10.7b/examples/UVM_Framework/UVMF_3.6h/uvmf_base_pkg/src/uvmf_scoreboard_base.svh(234) @ 6379000: uvm_test_top.environment.ALU_sb [SCBD] SCOREBOARD_RESULTS: PREDICTED_TRANSACTIONS=22 MATCHES=22 MISMATCHES=0

— If you see the above messages, then the predictor and scoreboard are working correctly





Status So Far

- Basic ALU operation appears to be working
 - 1. There should be no errors at this stage. In the wave window there should be no red triangles, which would indicate UVM Errors from the scoreboard




- Still To Do
 - Create a new test & sequence to exercise the RST_OP which is currently not being tested.
 - This is due to the constraint we specified back in the YAML config file for the ALU_in interface which only selects from the following ALU operations.

```
transaction constraints:
        - name: valid op c
          value: '{ op inside {no_op, add_op, and_op, xor_op, mul_op}; }'
49
```



Creating an interface reset sequence

verification_ip/interface_packages/ALU_in_pkg/src ALU_in_reset_sequence.svh




UVMF Generated Sequence

- 1. ALU_in agent was generated with the following sequence interface_packages/ALU_in_pkg/src/ALU_in_random_sequence.svh
- 2. It randomizes ALU operations, selecting from no_op, add_op, and_op, xor_op & mul_op
- 3. Copy the ALU_in_random_sequence.svh file to ALU_in_reset_sequence.svh
- 4. Edit the sequence and change all references to ALU_in_random_sequence to ALU_in_reset_sequence.
- 5. After the randomization of the ALU_in_transaction, set the ALU op = RST_OP



Creating an interface reset sequence


verification_ip/interface_packages/ALU_in_pkg/src ALU_in_reset_sequence.svh



```
18 class ALU in reset sequence #(
19
        int ALU IN OP WIDTH = 8
20
    extends ALU in sequence base #(
         .ALU IN OP WIDTH(ALU IN OP WIDTH)
23
     `uvm_object_param_utils( ALU_in_reset_sequence #(
                            ALU_IN_OP_WIDTH
    // pragma uvmf custom class_item_additional begin
    // pragma uvmf custom class item additional end
     function new(string name = "");
      super.new(name);
     endfunction: new
     // This task is automatically executed when this sequence is started using the
    // start(sequencerHandle) task.
    //
    task body();
        // Construct the transaction
        reg=ALU in transaction#(
                  .ALU_IN_OP_WIDTH(ALU_IN_OP_WIDTH)
                  )::type_id::create("req");
        start item(req);
        // Randomize the transaction
        if(!req.randomize()) `uvm fatal("SEQ", "ALU in reset sequence::body()-ALU in transaction randomization failed")
        // set the operation to be a reset
        req.op = rst op;
        // Send the transaction to the ALU in driver bfm via the sequencer and ALU in driver.
54
        finish item(rea);
         `uvm_info("SEQ", {"Response:",req.convert2string()},UVM_MEDIUM)
58
     endtask
                                                                                          Modified Code
60 endclass: ALU in reset sequence
```

Creating an interface reset sequence





STEPS

- Update the ALU_in_pkg to include the newly created ALU reset sequence.svh file
- The compilation script will compile this package and therefore all files that it includes

```
31⊖package ALU in pkg;
      import uvm_pkg::*;
      import uvmf base pkg hdl::*;
      import uvmf_base_pkg::*;
      import ALU in pkg hdl::*;
      `include "uvm_macros.svh"
      `include "src/ALU in macros.svh"
      export ALU_in_pkg_hdl::*;
      // Parameters defined as HVL parameters
      `include "src/ALU in typedefs.svh"
      `include "src/ALU in transaction.svh"
      `include "src/ALU_in_configuration.svh"
      `include "src/ALU in driver.svh"
      `include "src/ALU in monitor.svh"
      `include "src/ALU in transaction coverage.svh"
      `include "src/ALU in sequence base.svh"
      `include "src/ALU in random sequence.svh"
      `include "src/ALU in reset sequence.svh"
      `include "src/ALU_in_responder_sequence.svh"
      `include "src/ALU in2reg adapter.svh"
      `include "src/ALU in agent.svh"
      // pragma uvmf custom package item additional begin
      // UVMF CHANGE ME : When adding new interface sequences to the src directory
            be sure to add the sequence file here so that it will be
            compiled as part of the interface package. Be sure to place
            the new sequence after any base sequences of the new sequence.
      // pragma uvmf custom package item additional end
                                                             Modified Code
71 endpackage
```

Creating a new bench virtual sequence project_benches/ALU/tb/sequences/src/ALU_random_sequence.svh



UVMF Generated Sequence

- 1. ALU_in bench was generated with the following virtual sequence project_benches/ALU/tb/sequences/src/ALU_bench_sequence_base.svh
- 2. This is the default sequence that gets ran by the default test.
- 3. Extend this sequence to create a new sequence called ALU_random_sequence.
- 4. We have the handle for the ALU_in_random sequence from the base class, but we need to define a handle for the new ALU_in_reset_sequence
- 5. Create the sequences
- 6. Utilize the agent configuration methods to wait until the reset is released and then wait a few clock cycles more
- 7. In the body of the sequence we will generate some random ALU operations, followed by a reset operation and then we will generate some more random ALU operations.
- 8. Utilize the agent configuration method to wait 50 clock cycles before ending the sequence



Creating a new bench virtual sequence



project_benches/ALU/tb/sequences/src/ALU_random_sequence.svh

```
240 class ALU_random_sequence #(int ALU_IN_OP_WIDTH = 8) extends ALU_bench_sequence_base;
25
      `uvm object utils(ALU random sequence)
26
27
     // Define type and handle for reset sequence
28
     typedef ALU in reset sequence #(ALU IN OP WIDTH) ALU in reset sequence t
     ALU in reset sequence t ALU in reset s;
30
31
32
     // Random sequence typedef and handle defined in base class
33
     // constructor
34
     function new(string name = "");
35⊜
36
       super.new(name);
     endfunction : new
37
38
     virtual task body();
39⊕
40
        ALU in agent random seq = ALU in random sequence#()::type id::create("ALU in agent random seq");
41
        ALU in reset s = ALU in reset sequence#()::type id::create("ALU in reset s");
42
43
        ALU in agent config.wait for reset();
        ALU_in_agent_config.wait_for_num_clocks(10);
45
46
        repeat (10) ALU_in_agent_random_seq.start(ALU_in_agent_sequencer);
47
        ALU in reset s.start(ALU in agent sequencer);
48
        repeat (5) ALU in agent random seq.start(ALU_in_agent_sequencer);
49
50
51
        ALU in agent config.wait for num clocks(50); // 50 = 1000ns/20ns
52
53
     endtask
54
                                                                                  New Sequence Code
55 endclass : ALU random sequence
```



Creating a new bench level sequence





STEPS

- Update the ALU_sequences_pkg to include the newly created ALU_random_sequence.svh file
- The compilation script will compile this package and therefore all files that it includes

```
22@ package ALU sequences pkg;
     import uvm_pkg::*;
24
     import uvmf base pkg::*;
     import ALU in pkg::*;
     import ALU in pkg hdl::*;
     import ALU out pkg::*;
     import ALU out pkg hdl::*;
     import ALU parameters pkg::*;
     import ALU env pkg::*;
     `include "uvm macros.svh"
31
32
     `include "src/ALU bench sequence base.svh"
33
     `include "src/register test sequence.svh"
34
     `include "src/example derived test sequence.svh"
35
    `include "src/ALU random sequence.svh"
36
37
     // pragma uvmf custom package item additional begin
     // UVMF CHANGE ME : When adding new sequences to the src directory
           be sure to add the sequence file here so that it will be
           compiled as part of the sequence package. Be sure to place
           the new sequence after any base sequences of the new sequence.
     // pragma uvmf custom package item additional end
43
                                                            Modified Code
   endpackage
```



Adding a New UVM Test



project_benches/ALU/tb/tests/src/ALU_random_test.svh

- Example derived test provided in tests/src/example_derived_test.svh
 - 1. Create a new test, **ALU_random_test** & extend it from **test_top**
 - In the build phase, specify a factory override of the default sequence (which is
 ALU_bench_sequence_base) to replace it with the new sequence ALU_random_sequence.



Adding a New UVM Test





Add the new test to the ALU_tests_pkg

```
21⊖ package ALU tests pkg;
22
23
     import uvm_pkg::*;
     import uvmf base pkg::*;
24
     import ALU parameters_pkg::*;
     import ALU env pkg::*;
26
     import ALU sequences pkg::*;
     import ALU_in_pkg::*;
     import ALU in pkg hdl::*;
30
     import ALU out pkg::*;
31
     import ALU out pkg hdl::*;
32
33
      `include "uvm macros.svh"
34
      `include "src/test top.svh"
35
      `include "src/register test.svh"
      `include "src/example derived test.svh"
      `include "src/ALU random_test.svh"
38
39
                                     Modified Code
40 endpackage
```



Simulating The New Test



- Go to the *project_benches/ALU/sim* folder
- Windows Users
 - Edit run.do and modify the modify the last line where +UVM_TESTNAME specifies the test to run

```
9 quietly set cmd [format "vsim -i -sv_seed random +UVM_TESTNAME=ALU_random_test +UVM_VERBOSITY=UVM_HIGH 10 eval $cmd
```


- Linux Users
 - Execute 'make debug TEST_NAME=ALU_random_test'





Simulating The New Test

- Observe from the wave window
 - 1. No operations occur during the reset
 - 2. 10 random operations are then applied to the ALU
 - 3. A reset is then applied to the ALU
 - 4. 5 further random operations are then applied to the ALU





Adding Colour To The Transactions





- Edit the file ALU_in_transaction.svh
- Find the function called 'add_to_wave'
 - It contains some comments about adding colour to the transactions
 - Add the code highlighted below to the function which will assign a different colour to the transactions depending on the opcode value


```
virtual function void add to wave(int transaction viewing stream h);
        if (transaction view h == 0)
          transaction view h = $begin transaction(transaction viewing stream h, "ALU in transaction", start time);
        case (op)
          no op : $add color(transaction view h, "grey");
100
          add op : $add color(transaction view h, "green");
101
          and op : $add color(transaction view h, "orange");
102
          xor op : $add color(transaction view h, "red");
          mul op : $add color(transaction view h, "yellow");
104
          rst op : $add color(transaction view h, "blue");
105
          default : $add color(transaction view h, "cyan");
106
107
        super.add to wave(transaction view h);
108
109 // UVMF CHANGE ME : Eliminate transaction variables not wanted in transaction viewing in the waveform viewer
        $add attribute(transaction view h,op,"op");
110
        $add attribute(transaction view h,a,"a");
111
        $add attribute(transaction view h,b,"b");
112
        $end transaction(transaction view h,end time);
113
        $free transaction(transaction view h);
114
       endfunction
```



Re-Simulate The New Test



- Observe from the wave window
 - 1. The ALU_in transactions are now colour coded depending on the op code
 - 2. The colours match those specified in the add_to_wave function of the ALU_in_transaction class



That completes the steps to get the UVMF environment running



A Siemens Business

www.mentor.com