


# ECE 748

## Advanced Verification with UVM


# Class Projects – LC3

- Project 1
  - Create UVM interface package for decode input
  - Create a UVM interface package for decode output
- Project 2
  - Create a UVM environment and test bench for the decode block
- Project 3
  - Create a UVM environment and test bench for LC3 that includes the decode environment



# Project 1A – Decode\_in Interface

- Project 1a – Three weeks
  - Create UVM interface package for decode input interface



# Project 1A – Decode\_in Interface


- From the LC3 Specification you will need to identify

- Signals used
- Protocol signaling
- Transaction variables
- Type-definitions
- Parameters
- Functional coverage


```

2▼ module Decode(/* System */ clock, reset,
3      /* decode_in */ enable_decode, dout, npc_in,
4      /* decode_out */ E_Control, Mem_Control, W_Control, IR, npc_out);
5
6      input      clock, reset, enable_decode;
7      input [15:0] dout;
8      input [15:0] npc_in;
9      output [1:0] W_Control;
10     output      Mem_Control;
11     output [5:0] E_Control;
12     output [15:0] IR;
13     output [15:0] npc_out;
  
```


Instruction	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD	0	0	0	1	DR	SR1	0	0	0	0	0	0	SR2			
	0	0	0	1	DR	SR1	1						imm5			
AND	0	1	0	1	DR	SR1	0	0	0	0	0	0	SR2			
	0	1	0	1	DR	SR1	1						imm5			
NOT	1	0	0	1	DR	SR1	1	1	1	1	1	1	1	1	1	1



# Project 1A – Decode\_in waveforms



# Decode Test Bench



# Project 1A – Directory Structure

- Interface package location/name
  - verification\_ip/interface\_packages/decode\_in\_pkg
- Test package location/name
  - project\_benches/decode/tb/tests/decode\_test\_pkg
- Top level modules location/name
  - project\_benches/decode/tb/testbench/hdl\_top.sv and hvl\_top.sv
- Decode RTL location
  - No rtl necessary for this project
- Run simulation in
  - project\_benches/decode/sim
- Run simulation command
  - make p1\_debug – Use provided Makefile

# Project 1A – Decode\_in Instructions

- Lecture material and examples to be used as basis for completing decode\_in interface package
- Instantiate decode\_in agent, agent configuration, and decode random sequence in uvm\_test extension named test\_top
- Import decode\_test\_pkg in hvl\_top module
- Run random sequence 25 times to generate 25 random transactions



# Project 1A – Decode\_in Requirements

- Stimulus flow as shown in lecture material
- Emulatable Analysis flow as shown in lecture material
- Covergroup(s) for coverage of ISA
- Transaction viewing in the wave window
- Package structure as shown in ECE745 lectures
- Agent and BFM hierarchy as shown in lectures
- Agent configuration containing BFM handles
- Agent configuration retrieves BFM handles using `uvm_config_db`
- Agent retrieves its configuration using `uvm_config_db`
- Stimulus flow including sequence item, sequence base and random sequence
- Transaction coverage within agent
- `Convert2string` method in transaction and configuration classes

# Project 1A – Decode\_in Submission

- Deposit all source in Moodle on due date
  - Parent directory name: <unityId>\_p1a
    - Contains project\_benches sub-directory
    - Contains verification\_ip sub-directory
  - Be sure to remove compiled libraries from sim directory
    - Work directory
  - Compress the project into a single file for submission
    - File name: <unityId>\_p1a.zip



