

# Understanding Thermal Characteristic of SOT-223 Package

## Abstract

For power ICs, the thermal parameters of different packages should be compliant with different applications and user's requirements, as well as determining the thermal limits of different types of packages for the spec. Thermal parameters, such as thermal resistance  $\theta_{JA}$  and  $\theta_{JC}$ , are applied to determine thermal dissipation performance for integrated circuits. A low thermal resistance represents better thermal performance. A system that has a lower thermal resistance can dissipate more heat.

This article illustrates the thermal dissipation of integrated circuits with SOT-223 package, including thermal parameters and the internal structure. Finally, we will introduce the thermal analysis of PCB copper layout for SOT-223 package.

## Table of Contents

1. General Thermal Theory of Integrated Circuits .....	2
2. SOT-223 Thermal Resistance Measurement .....	3
3. Thermal Characteristics of SOT-223 Package Structure .....	6
4. Conclusions .....	10

## 1. General Thermal Theory of Integrated Circuits

The thermal resistance is a heat property of a temperature difference by an object, which is the reciprocal of thermal conductance. In the heat flow path of specific package, there exists many heat resistance, major relating with the materials of the silicon chip, molding compound, copper of lead-frame, die attachment, and so on. In Figure 1, it is a equivalent thermal resistance model of a specific package. For which, the series of resistance is defined as Eq.(1).




Figure 1. Equivalent series of thermal resistances

$$\theta_{JA} = \theta_{JC} + \theta_{CA} \quad (1)$$

where,

$\theta_{JC}$  is thermal resistance from junction to case. ( $^{\circ}\text{C}/\text{W}$ )

$\theta_{CA}$  is thermal resistance from case to ambient. ( $^{\circ}\text{C}/\text{W}$ )

The key thermal parameter for ICs is junction temperature ( $T_J$ ), which also determines stability of IC. Generally speaking, the IC datasheet will present the recommended operation temperature of junction. Since  $T_J$  cannot be measured directly, the Eq.(2) and Eq.(3) can be used for approach. In JEDEC 51 standard, the case temperature ( $T_C$ ) is defined at "hottest" position of the package surface and ambient temperature ( $T_A$ ) is defined for test environment temperature.

$$T_J = T_A + P_D \times \theta_{JA} \quad (2)$$

$$T_J = T_C + P_D \times \theta_{JC} \quad (3)$$

,where

$\theta_{JA}$  is thermal resistance from junction to the ambient. ( $^{\circ}\text{C}/\text{W}$ )

$\theta_{JC}$  is thermal resistance from junction to the case. ( $^{\circ}\text{C}/\text{W}$ )

$T_J$  is device junction temperature in the steady state test condition. ( $^{\circ}\text{C}$ )

$T_A$  is reference temperature for the ambient environment. ( $^{\circ}\text{C}$ )


$T_C$  is reference temperature for the case point. ( $^{\circ}\text{C}$ )

$P_D$  is power dissipation in the device. (W)


## 2. SOT-223 Thermal Resistance Measurement

### 2-1 Measurement Environment

Following JEDEC 51-2 thermal measurement standard,  $\theta_{JA}$  should be measured by standardized environmental condition in the natural convection (air flow = 0 ft/min) at  $T_A = 25^\circ\text{C}$ . The standardized environmental condition is presented as Figure 2 (Dimensions in mm.).



(a) Side view of the test environmental




(b) End view of the test environmental

**Figure 2. Standardized environmental condition**


### 2-2 Thermal Test Board Outline

In JEDEC 51-3 and JEDEC 51-7 thermal measurement standard, the device under test is mounted on standard test boards, the detailed specifications of test board are presented as Figure 3 to Figure 6. For SOT-223 package, a 4mm x 4mm copper area and 1/mm width copper wire is designed to dissipate the thermal flow.

Low effective thermal conductivity test board layout (single layer copper, refer to JEDEC 51-3)



**Figure 3. Single layer top view drawing**



**Figure 4. Single layer PCB sectional drawing**

High effective thermal conductivity test board layout (Four-Layers Copper, Refer to JEDEC 51-7)




Figure 5. Four layers top view drawing




Figure 6. Four layers PCB sectional drawing

## 2-3 SOT-223 Thermal resistance

Base on JEDEC 51-3 and JEDEC 51-7 measurement methods, the thermal resistance of SOT-223 package,  $\theta_{JA}$  and  $\theta_{JC}$ , can be estimated in fixed power dissipaton and ambient temperature conditions. The mesurement result are shown as below :

- Power Dissipation,  $P_D$  @  $T_A = 25^\circ\text{C}$ ,  $T_J = 125^\circ\text{C}$   
SOT-223----- 0.741W
- Package Thermal Resistance  
SOT-223,  $\theta_{JA}$ -----  $135^\circ\text{C/W}$   
SOT-223,  $\theta_{JC}$ -----  $15^\circ\text{C/W}$

## 3. Thermal Characteristics of SOT-223 Package Structure

### 3-1 SOT-223 Package Structure Material Characteristics

Base on Eq.(2), the lower resistance means that the junction temperature will be lower in the same power dissipation and ambient temperature, and the thermal conductivity of package material will dominate the thermal resistance of package. Therefore, the SOT-223 package utilizes high thermal conductance of lead frame to decrease the thermal resistance. The SOT-223 package internal structure is shown in Figure 7, and the physical dimension parameters and material properties of the components used in this model are summarized in Table 1.





Figure 7. SOT-223 Top and section transparent view drawing

**Table 1. Physical dimension parameters and material properties**


COMPONENT DIMENSION	
Compound Size (mm)	3.5 x 6.5 x 1.8
Die Size (mm)	0.700 x 0.700
Die Thickness (mil)	12
Die Attach Thickness (mil)	0.4
Pad Size (mm)	2.50 x 3.00
Leadframe Thickness (mm)	0.305
PCB Thickness (oz.)	2
THERMAL CONDUCTIVITY (W/m°C)	
Compound	0.847
Die	140
Die Attach	2.5
Pad & Leadframe	284
FR-4	0.3
Copper	385
Solder	51

In Figure 8, it is very specifically difference of structure between SOT-223 and other packages. In SOT-223 package, the die, thermal source, is directly connected to exposed lead frame, and the major thermal flow can be conducted through the exposed lead frame to PCB trace and ambient. However, other packages only use gold wires to connect the die and the lead frame. That makes thermal resistance of SOT-223 smaller than other packages. As a result, we can use this characteristic to improve the thermal performance by designing the PCB copper layout on SOT-223 package.

**Figure 8. SOT-223 packages transparent view drawing**

### 3-2 Thermal Performance Enhacement of SOT-223 Package

Because of the structure of SOT-223 package, the thermal resistance can be improved by adding copper area under the exposed lead frame. Figure 9 shows the relationship between the copper area and the thermal resistance  $\theta_{JA}$ . When IC is mounted to the standard footprint ( $16\text{mm}^2$ ), the thermal resistance  $\theta_{JA}$  is  $135^\circ\text{C/W}$ , adding copper area of pad to  $100\text{mm}^2$  reduces the  $\theta_{JA}$  to  $107^\circ\text{C/W}$ . Even further, increasing the copper area of pad to  $2500\text{mm}^2$  reduces the  $\theta_{JA}$  to  $50^\circ\text{C/W}$ .



**Figure 9. SOT-223 thermal resistance  $\theta_{JA}$ . vs. PCB copper area**

As shown in Figure 9, we can also find the SOT-223 maximum power dissipation improvement by different copper area design at ambient temperature  $T_A = 25^\circ\text{C}$  operation.




Figure 10. Maximum power dissipation  $P_D$ . vs. PCB copper area

For the SOT-223 packages, the de-rating curves in Figure 11 allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 11. De-rating curves for SOT-223 packages

## 4. Conclusions

According to the above discussion of thermal resistance and junction temperature, it was found that the thermal resistance affects dissipative heat of the system. We must follow the maximum power dissipation (power limit) and maximum junction to ambient thermal resistance requirements. If the selected package can't satisfy the requirement of thermal resistance restrictions, PCB layout needs to be improved to keep IC junction temperature below 125°C. Hence, for high power IC series products with a variety of power dissipations, adding proper copper area is essential.

This article provides a general thermal concept for SOT-223 package. Many estimations and generalizations have been used. Please refer to these information as a generally approximation of required board copper area. If customers need further thermal information on any system level design, please contact us.

### Next Steps

Richtek Newsletter

[Subscribe Richtek Newsletter](#)

### Richtek Technology Corporation

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City  
Hsinchu, Taiwan, R.O.C.  
Tel: 886-3-5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.