


→ This is one of the address reg.
 E.g. `MOV R1, (R0), R2` → `R2 ← [R0(R0)]`

① Programming Model of 68k

Reset of Program Counter, System byte of SP

PC → 32 bit value to contain address of the next instruction to be executed
 → enables user ahead

Model -



④ 68000

① Absolute addressing mode

→ Instruction directly contains the operand address

Eg MOVE D3, \$1234 → $[M(\$1234)] \leftarrow [D3(16-31)]$
 $[M(\$1236)] \leftarrow [D3(0-15)]$

② Address Register Indirect Addr Mode

→ Address is an operand in the register

→ Register will be called a register pointer

→ This is one of the address reg.

Eg MOVE (A0), D3 → $[D3] \leftarrow [M(A0)]$

⑤ Programmer Model of 68k

Role of Program Counter & System byte of SP

PC → 32 bit wide & contains address of the next instruction to be executed
SP → points to the top of the stack

② SMI

(System Management Mode)

Simplifies the system

Same level as protected mode, real & virtual mode

Functions as manager

① Functions = power management, security

- (1) Access → new external hardware applied on SMI when activate processor
- (2) executes system level software in area of memory
- (3) Called System Management RAM (Relocates software before normal)
- (4) → SMI - disables interrupts
- Return from SMI is with RSM, return to int program
excludes halt auto restart & I/O trap


Stores state of Pentium in dump record. Helps to enter a sleep mode & reactivate at point of interruption.

Used before normal OS is placed in memory.

③

Programmer state is
low as program state

Model -



②

① APIC :-

(Advance Programmable Interrupt Controller)

- Provides interrupt support for SMP implementation
- Consist of 2 distinct elements - 1/0 APIC & local APIC

APIC bus connects all APIC agents, allow transfer of info & message
APIC id unique id used by all APIC agents during transfer

First developed by intel & replaces 8259 interrupt controller
Used for dual or multiprocessing
Add support for multiple processor

② SMI :-

(System Management Mode)

a) Parity

Parity - checks if there is an error in parity read o/p in DP 0/3

DP 0/3 - generates even parity bit for each byte

- Compare parity with DP sig.
parity generation/detection for memory R/W

d) Interrupts:-

INTR -
RESET -
NMI -

} Same as 8086

b) Bus Control:-

ADS - Becomes 0 to show address bit is valid memory

RDY - Non burst cycle if complete so stop n/p from wait state into timing

c) Bus Arbitration

① Max

② Mba

③ Rst

④ Breg

} Same as ①

e) Data bus:-

Output data.

B23 → D31-24


B22 → B23-16

B21 → D-15-8

B0 → D-7-0

HW Assignment 5

10 Signal block diagram for X0426 -



10 Same diagram -

a) Parity -

PERE - clock on parity

DP on

- Comp