





Sample and Hold – contains a switch and a capacitor.

Tracking Mode - sampling signal is high, switch is ON

- tracks the analog input signal

Hold Mode – sampling signal is low, switch is OFF

- holds the value

Sampling operation has a great impact on the dynamic performance of the ADC such as SNDR






Sampling Time Uncertainty APERTURE UNCERTAINTY ("JITTER") $\mathbf{V}_{ ext{out}}$ + F.S. **APERTURE ERROR ANALOG** INPUT - F.S. EFFECTIVE APERTURE DELAY TIME HOLD TRACK TRACK HOLD COMMAND SWITCH DELAY TIME + F.S. 4 TRANSIENT TRANSIENT **FEEDTHROUGH AMPLITUDE** SETTLING DROOP RATE = $\frac{\Delta V}{\Delta T}$ V_{FT} p-p - TIME **ANALOG** OUTPUT - F.S. **ACQUISITION TIME** TO SPECIFIED SLEW RATE = $\frac{\Delta V}{\Delta T}$ **ACCURACY**





Effects of Sampling Time Uncertainty



Peak Error

$$\Delta A_{\text{max}} = \Delta t \cdot \frac{\partial}{\partial t} V_{in}(t) \big|_{t=0} = 2\pi f_{in} A \cos(2\pi f_{in} t) \Delta t \big|_{t=0} = 2\pi f_{in} A \Delta t$$






SNDR

Assuming the clock jitter in the switch is a random noise with variance σ_t^2 , one has the error power given by

$$v_{jn}^{2} = \sigma_{t}^{2} \frac{1}{T} \int_{0}^{T} \left(\frac{\partial}{\partial t} V_{jn}(t)\right)^{2} dt = \left(2\pi f_{jn} A\right)^{2} \sigma_{t}^{2} / 2$$

The SNDR is limited by

$$SNDR = 10 \log \frac{1}{(2\pi f_{in}\sigma_t)^2}$$








Nonlinearity

- the nonlinearity of the input S/H must be at least as good as the resolution of the ADC.

- Thermal Noise
 - a) Thermal noise of the resistor



$$V_n^2(f) = 4kTR$$

k:Boltzmann's constant

$$(1.38 \times 10^{-23} \text{ JK}^{-1})$$

T: absolute temperature






Thermal Noise

b) Noise filtering



$$H(s) = \frac{1}{RCs+1} = \frac{1}{1+s/2\pi f_o}$$

where
$$f_o = \frac{1}{2\pi RC}$$



Noise spectrum shaping by a low-pass filter





Thermal Noise

b) Noise filtering

$$|H(f)| = \sqrt{\frac{1}{1 + (f/f_o)^2}}$$


$$V_{n,out(rms)}^2 = \int_0^\infty \frac{V_R^2}{1 + (f/f_o)^2} df = V_R^2 f_o \tan^{-1}(\frac{f}{f_o}) \Big|_0^\infty$$

$$= V_R^2 (\frac{\pi f_o}{2}) = \frac{kT}{C}$$

$$SNR = 10 \log(\frac{V_m^2 C}{2kT})$$







Hold Mode – clock is low, switch is OFF

- holds the value






Sample and Hold Simulation Result

Sample and Hold uses an PMOS input pairs

Can operate well at the input range from

200mV to 1.1V







Activity Number 3: Sample/Hold Circuit

- Simulate a sample/hold circuit.
- 2. From the given circuit diagram in slide number 9, Simulate the following:
 - a. S/H circuit with an ideal op-amp
 - b. S/H circuit with your own op-amp

Prepare a progress report during the ECE132.1 class Submit a technical report once you are done with the activity.





Thank you!!!



