Systolic Array Toy Implementation

The Systolic Array

In order to multiply the matrices a *weight stationary systolic array* is used where the weights (first matrix) are loaded into the array, and the features (second matrix) are pipelined through allowing for parallelism in operations.


Take the example product here:

$$\begin{pmatrix} w_{11} & w_{12} & w_{13} & w_{14} \\ w_{21} & w_{22} & w_{23} & w_{24} \\ w_{31} & w_{32} & w_{33} & w_{34} \\ w_{41} & w_{42} & w_{43} & w_{44} \end{pmatrix} \cdot \begin{pmatrix} a_{11} & a_{12} & a_{13} & a_{14} \\ a_{21} & a_{22} & a_{23} & a_{24} \\ a_{31} & a_{32} & a_{33} & a_{34} \\ a_{41} & a_{42} & a_{43} & a_{44} \end{pmatrix}$$

Below is a table of all the operations over each clock cycle. It will take 4 cycles for the first output to reach the final row which make sense as each MAC unit completes one part of the dot product requiring four MAC operations. Each column corresponds to a row in the product matrix. At that point the output row will look like below where each new clock cycle will add new outputs:

Clock	Column Output 1	Column Output 2	Column Output 3	Column Output 4		
Cycle	·	·				
4	$w_{11} * a_{11} + w_{12}$					
	$* a_{21} + w_{13} * a_{31}$					
	$+ w_{14} * a_{41}$					
5	$w_{11} * a_{12} + w_{12}$	$w_{21} * a_{11} + w_{22}$				
	$* a_{22} + w_{13} * a_{32}$	$* a_{21} + w_{23} * a_{31}$				
	$+ w_{14} * a_{42}$	$+ w_{24} * a_{41}$				
6	$w_{11} * a_{13} + w_{12}$	$w_{21} * a_{12} + w_{22}$	$w_{31} * a_{11} + w_{32}$			
	$* a_{23} + w_{13} * a_{33}$	$* a_{22} + w_{23} * a_{32}$	$* a_{21} + w_{33} * a_{31}$			
	$+ w_{14} * a_{43}$	$+ w_{24} * a_{42}$	$+ w_{34} * a_{41}$			
7	$w_{11} * a_{14} + w_{12}$	$w_{21} * a_{13} + w_{22}$	$w_{31} * a_{12} + w_{32}$	$w_{41} * a_{11} + w_{42}$		
	$* a_{24} + w_{13} * a_{34}$	$* a_{23} + w_{23} * a_{33}$	$* a_{22} + w_{33} * a_{32}$	$* a_{21} + w_{43} * a_{31}$		
	$+ w_{14} * a_{44}$	$+ w_{24} * a_{43}$	$+ w_{34} * a_{42}$	$+ w_{44} * a_{41}$		
8		$w_{21} * a_{14} + w_{22}$	$w_{31} * a_{13} + w_{32}$	$w_{41} * a_{12} + w_{42}$		
		$* a_{24} + w_{23} * a_{34}$	$* a_{23} + w_{33} * a_{33}$	$* a_{22} + w_{43} * a_{32}$		
		$+ w_{24} * a_{44}$	$+ w_{34} * a_{43}$	$+ w_{44} * a_{42}$		
9			$w_{31} * a_{14} + w_{32}$	$w_{41} * a_{13} + w_{42}$		
			$* a_{24} + w_{33} * a_{34}$	$* a_{23} + w_{43} * a_{33}$		
			$+ w_{34} * a_{44}$	$+ w_{44} * a_{43}$		
10				$w_{41} * a_{14} + w_{42}$		
				$* a_{24} + w_{43} * a_{34}$		
				$+ w_{44} * a_{44}$		


The Design:



Here is a general block diagram of the multiplier design. The center is the 4x4 Systolic Array combined with a weight memory, feature memory, and a product memory. Moreover, the quantization units caps the partial sums to 255, and the activation unit with a programmable threshold floors outputs to zero if they are below the set threshold. These pieces reflect the machine learning applications found in a Google TPU architecture.

The memory units are 4x4 with single byte words. Using a write-enable pin, and the address and data busses, the memory can be written too. The address goes across the row and down the column start from the first index to the last. Due to the needs of the Systolic Array, the memory outputs 32 bits of a column chosen by the first two bits of the address input.

To facilitate the multiplication efficiently the weights should be loaded in 4 cycles and the multiplication should be completed in 10 cycles. Let's take a look at the MAC design to understand the Systolic Array logic.



The MAC needs do the arithmetic as well as pass on data. To avoid delays, we accept features and previous partial sums as direct inputs to a combinatorial multiply-accumulate block which has its output registered for passing on. The feature value is still registered on that clock cycle to pass on to the next column's MAC. Before doing any multiplication the weights are loaded one row at a time from weight memory.

The MAC is designed to always load a weight on its first clock cycle, and then feed forward its weight input on to the next MAC after that. This is so weights can be loaded from top to bottom from weight memory starting at address zero. The same address is used to load the feature FIFO's. It's important to note that the MAC will load any weight input on the first clock cycle.

Therefore, each row of MAC's that are not loading a weight is held in their reset state. Without doing this all but the first row would load a zero and never update again. This is not the only way to do it, but much of this control hardware is reused later and it keeps the number of inputs/wires to a MAC unit small. So to summarize, the first row of the Systolic Array is awaiting a clock edge to register the weights from the weight memory. Each clock cycle after, the reset signals are pulled low in a wave until all weights are loaded. The reset signal is simply a shift register with a binary 1111. Each cycle it shifts in zeros until all the rows are loaded and ready. This is demonstrated in the *macReset* signal below. Notice the *WMAC* (MAC Weights) flow in row by row. *Also, it's important to note that the memories are upside down as Cadence displays the Oth row at the bottom. This continues for all memory blocks.*



Four clock cycles are already needed to load the weights so this time is used to load feature memory into feature FIFO's. These simply right shift and load feature memory outputs as the address increases. This is demonstrated below.




When multiplying, the features for each row are delayed by one cycle to give time for the MAC's to fill. This means without FIFO's, we would have to separately address each feature memory row. This would make the memory more complex and since there is already a delay for the weights to load, having extra hardware to make loading the features easier is ok. Note that all the feature FIFO's are 32bits wide to accommodate four bytes. Another approach would be to make the FIFO's a byte larger as you go down the rows so that buffering zeros "features" would act as the delay needed. For a 4x4 multiply, this is feasible, but for larger scale Systolic Arrays, that would be lots of wasted flip-flops. So to have the effect of a delay, the MAC reset shift-register from earlier are reused when doing the actual multiplication. Below shows the FIFO rows with a delayed shift starting at featureLoadFIFO[0] at 375ns. Also notice the fifoReset signal is the same as the macReset shift signal. They both use the same shift register but some combinatorial logic selects what component uses it.




There is control logic implemented to orchestrate all these parts. This is essentially a state machine that works by counting clock cycles represented in the image below. There are four stages to the system. The first (0th) stage is the load stage, second the propagate stage, third the multiply stage, finally an idle stage. The load stage requires four cycles as we know. The propagate stage is the time it takes to get the first output and enables the feature FIFO's row by

row. This also takes four cycles. The multiplication stage is where the product is finally written back data to memory. The multiplication itself takes ten cycles, but including the write back, it is longer. Finally, the idle stage is just there to stop the system and wait for a reset. The counter of this state machine doubles as the required address for loading weights/feature, or writing back data.





Above are the outputs from the state machine. The *loadAddr* signal is the count and load address used to either load weights/features or write back outputs. The *loadStage* controls the stages mentioned earlier using a case statement.



The output system is made up of the quantization units, output FIFO, activation unit, and product memory. Each of the Systolic array column outputs has its own quantization unit. This extra hardware is useful as the outputs need to be buffered since only one byte is written back at a time. The quantization units cut each output's length from three to one bytes which massively reduces the output FIFO's length. If one output can be written back per cycle then at most only nine bytes must be buffered. The first output columns outputs can be immediately written back so no FIFO is needed there. Using the state machine count a MUX is controlled to take the first output column in the first four clock cycles and take from the FIFO buffer after. As shown above, the output FIFO behaves like three separate FIFO's that feed into each other. In the HDL one FIFO is made and new values are inserted at the right index (2, 5, and 8). Each cycle the FIFO will left shift.


Baseline ▼= 0 LT Cursor-Baseline ▼= 325ns																	
Name •	Cursor ◆▼		410ns		420ns		430ns		440ns		450ns		460ns		470ns		480ns
dk	1																
	٠																
🔤 ena.	•																
⊞ - ¶a loadStage[1:0]	'd 0	1		Y2													
H- toadAddr [3:0]	'h 0	3				/i		χ 2		Уз		Y4		Ys		Y 6	
in and popular (no)				Λ.		X		у-		/- <u> </u>		Λ		Λ		Λ-	
(i) - The partial Pass Wires [4]	'h 0000000	00000000_0000000	0_0000000	00000000_0000000	0_0000028	00000000_0000000	0_2800001B	00000000_0028000	0_1B00000E	00002800_001B000	0_0E000008	00001B00_000E00	0_08000000	00000E00_000800	0_0000000	00000800_0000000	0_00000000
□ 4 quant[3:0]	{'h 00,'h ▶																
[i] ····································	'h 00	00								28)1B		(OE		08	
(H) ····································	'h 00	00						28) 1B) OE		08		00	
(H) - Sp. quant[1]	'h 00	00				28		(1B) OE		08		00			
(E) - 🗫 quant(0)	'h 00	00		28		(1B		(OE		08		00					
[i] - The output Fifo Reset [2:0]	'b 111	111												110		100	
⊕ - ¶a outputFIFO[71:0]	'h 00_0000>	00_00000000_0000	0000					X00_00000000_0028	0000	00_00002800_001	2800	28_00001B28_000		1B_28000E1B_280	BOE1B	OE_1B28080E_1B28	iosoe
	'h 00	00		28		Y 1B		\ o∈		08		28		1B		OE	
activationFunct[7:0] activationFunct[7:0]	'h 00	00		28		18		\ o∈				28		Y 1B		OE.	
□ • PMEM[3:0]	{'h 000000}													î			
EI- FMEM[3]	'h 00000000	00000000															
E PMEM[2]	'h 00000000	00000000															
E- PMEM[1]	'h 00000000	00000000												00000028		¥00001B28	
E PMEM(0)	'h 00000000	00000000				¥ 00000028		00001B28		V000E1B28							

You can see above the column outputs in *partialPassWires[4]* which is nine bytes where each three bytes output is concatenated. Below that signals are quantized which are only one byte as expected (First row being *quant[0]*). Below that is the *outputFIFO* signal which buffers all the outputs except the first column. You can see the FIFO shifts over and then registers in new outputs in the right place. Using an activation threshold of ten only the 0x08 outputs get changed to zero. Finally, the contents of the product memory are shown. You can see the first row fill up before moving to the second row.


Near the end of the multiply operation, some columns will have no meaningful output. We don't want to store those in the output FIFO, so similar to the MAC reset and feature FIFO enable register, we have a disable shift register that activates at the right state and disables the storing of garbage outputs. This is represented in the waveforms above as the signal called *outputFifoReset*. Furthermore, the outputs will go through the activation unit and are written back to memory using the state counter as the address (*loadAddr* above). The activation unit was made using dataflow comparators as to be combinatorial and save another clock cycle. Depending on timing constraints of the real synthesis this may need to be synchronous logic but that would only require decrementing the load address for write back.

Analysis:


Here is the complete load, and multiply operation to get the whole picture:




After resetting the system, the write-enable is pulled high. Notice the *data_in* and *addr* signals correspond to matrix values. The *sel* signal is set to zero corresponding to the weight memory. As the clock ticks the rows are loaded one byte at a time. The *addr* and set *sel* to one to load the feature memory in the same way. Finally, the *sel* is set to two and the activation function threshold register is loaded to the value of ten.




Next, the write-enable is set low and the *ena* is set high signaling to the system that multiplication should start. The weights and feature FIFOs being loaded.




A transition from loading to multiplying occurs after 4 cycles. Notice the four cycle gap until outputs become present. In effect, the loadStage changes from one to two, and the *loadAddr* is reset to zero. The output of all the columns can be seen in *partialPassWires[4]*. Below that is the activation function output which only effects the 0x08 outputs. Finally, at the bottom the product memory is filling up based on the *loadAddr* addressing signal.





This is a continuation of the multiplication and write back.



Finally, the product memory is filled and the systems idles. That concludes a load, multiply, and write back operation.