

# Where does the power go? The physics

Sommerakademie in Leysin  
AG 2 – Effizientes Rechnen

Karl-Felix Müller

Georg-August University Göttingen

August 2016



# Outline

- 1 Transistors: general properties
  - A brief overview
  - Understanding transistors
- 2 CMOS components
- 3 Logical units
  - Circuit diagram
  - Physical layout
- 4 Energy dissipation
  - Static dissipation
  - Dynamic dissipation
- 5 Mathematical models
  - Dynamic losses
  - Static losses
- 6 Architectural solutions

# What is a transistor?

- semiconductor device
- smallest unit in modern electronics
- used to guide the amplitude of electric current
- largest transistor count in a commercially available processor (2016): 7.2 billion (Intel Broadwell-EP Xeon)

# Different transistor types

- bipolar junction transistor (BJT)
- field-effect transistor (FET)
- junction field-effect transistor (JFET)
- metal-oxide-semiconductor field-effect transistor (MOSFET)
- complementary metal-oxide-semiconductor (field-effect transistor) (CMOS)

## The depletion region




Figure: Scheme of a depletion region

## The bipolar junction transistor




Figure: Scheme of a BJT

## The junction field effect transistor




Figure: Scheme of a JFET

- 1 Transistors: general properties
  - A brief overview
  - Understanding transistors
- 2 CMOS components
- 3 Logical units
  - Circuit diagram
  - Physical layout
- 4 Energy dissipation
  - Static dissipation
  - Dynamic dissipation
- 5 Mathematical models
  - Dynamic losses
  - Static losses
- 6 Architectural solutions



## The complementary metal-oxide-semiconductor

- technology used for building integrated circuits
- design uses complementary MOSFETs (NMOS and PMOS) to fulfill logic functions
- high noise immunity
- low static power consumption due to complementary design
- low heat production

# 1 Transistors: general properties

A brief overview

Understanding transistors

# 2 CMOS components

# 3 Logical units

Circuit diagram

Physical layout

# 4 Energy dissipation

Static dissipation

Dynamic dissipation

# 5 Mathematical models

Dynamic losses

Static losses

# 6 Architectural solutions




Figure: CMOS NOT gate




Figure: CMOS NAND gate

## The physical layout of a CMOS NAND gate




Figure: Physical layout (schematic)

# 1 Transistors: general properties

A brief overview

Understanding transistors

# 2 CMOS components

# 3 Logical units

Circuit diagram

Physical layout

# 4 Energy dissipation

Static dissipation

Dynamic dissipation

# 5 Mathematical models

Dynamic losses

Static losses

# 6 Architectural solutions

## Static dissipation

- subthreshold conduction of MOS components
- Tunneling current through gate oxide (gate leakage)
- Leakage current through reverse-biased diodes

## Dynamic dissipation

- Charging and discharging of load capacitances
- Short-circuit power dissipation  
due to finite transition time on/off for both PMOS and NMOS
- *crowbar* power: appears in long, narrow, weakly driven wires

# 1 Transistors: general properties

A brief overview

Understanding transistors

# 2 CMOS components

# 3 Logical units

Circuit diagram

Physical layout

# 4 Energy dissipation

Static dissipation

Dynamic dissipation

# 5 Mathematical models

Dynamic losses

Static losses

# 6 Architectural solutions



Dynamic power models (dominant for decades)

## Dynamic power models

The most important equation:

## Dynamic power models

The most important equation:

$$p = A \cdot C \cdot V^2 \cdot f$$

Growing importance in recent years: leakage energy

Leakage energy: causes 20 to 40 % of the power consumption of microprocessors

Leakage energy: the mathematical model

$$I_{\text{leak}} = \mu_0 C_{\text{ox}} V_{\text{T}}^2 \frac{W}{L} e^{1.8 \cdot \frac{V_{\text{gs}} - V_{\text{th}}}{nV_{\text{T}}}} \left( 1 - e^{-\frac{V_{\text{ds}}}{V_{\text{T}}}} \right)$$

# 1 Transistors: general properties

A brief overview

Understanding transistors

# 2 CMOS components

# 3 Logical units

Circuit diagram

Physical layout

# 4 Energy dissipation

Static dissipation

Dynamic dissipation

# 5 Mathematical models

Dynamic losses

Static losses

# 6 Architectural solutions

## Dynamic power reduction

- Reducing of output capacitance  $C$
- Reducing of supply voltage  $V_{dd}$
- Reducing of switching activity  $A$
- Reducing of clock frequency  $f$



## Static power reduction

- Dual threshold CMOS
- Increasing  $V_s$  of NMOS transistors: subthreshold leakage decreases exponentially, due to negative gate-to-source voltage
- stacking transistors

