Experiment 1: D.C. characterization and finding parameters of transistors

Satyanand 14EC10049 Rohit Kumar 14EC10043

Objective

To study the DC characteristics of a MOSFET and to observe the relation between V_{GS} versus I_D and V_{GS} versus I_D and to obtain large signal parameters (V_D, V_t, λ, t)

Components

- MOSFET
- Breadboard
- Resistors $1k\Omega$
- Potentiometers $10k\Omega$ and $4k\Omega$ range
- Connecting wires

Circuit Diagram




Fig. 1.a

Circuit diagram

Observation Table

0.1 Id versus $V_{\it DS}$ for Vgs=5.95V

Vds(V)	Id(mA)
.45	1.63
.49	1.84
.54	2.04
.61	2.15
.65	2.32
.76	2.63
.97	2.93
.98	3.22
1.07	3.39
1.15	3.56
1.22	3.71
1.35	3.97
1.51	4.2
1.88	4.61
2.54	4.89

0.2 Id versus $V_{\it DS}$ for Vgs=7.8V

Vds(V)	Id(mA)
.81	1.60
.95	1.74
1.1	1.86
1.49	1.97
2.28	2.02
3.0	2.04
3.79	2.05
4.76	2.07
5.50	2.08
6.26	2.09
8.37	2.11
9.68	2.13
4.73	2.06

0.3 Id versus $V_{\it DS}$ for Vgs=9.7V


Vds(V)	Id(mA)
.39	1.66
.40	1.69
0.45	1.89
.48	2.02
.52	2.14
.60	2.44
.68	2.73
.81	3.14
1.05	3.88
1.10	3.96
1.27	4.41
1.58	5.07
2.01	5.70
4.06	6.3
5.21	6.32
2.89	6.16
2.36	5.97

0.4 Id versus $V_{\it GS}$ for Vds=6V


Vds(V)	Id(mA)
2.29	.139
2.74	.324
3.06	.556
3.48	.926
3.91	1.389
4.5	2.176
4.99	2.870
5.61	3.889
6.9	6.343
7.45	7.454
8.19	9.028
9.08	11.11
9.78	12.685
10.2	14.167

Plots

Id versus Vds



Id versus Vgs



Results

Large signal parameters from Id vs Vds plot

$V_A(V)$	$\lambda(V^{-1})$	$g_d(mS)$
-9.59	0.104	0.72
-220.49	4.5×10^{-3}	9.4×10^{-3}
-358.19	2.79×10^{-3}	0.017

Large signal parameters from Id vs Vds plot

$V_{th}(V)$	k	$g_m(m\Omega)$
4.14	2.25	2.25

Discussion

14EC10043

From the characteristics we could observe that in the output characteristics as Vds increases the Id increases upto the transition point.

After the transition the curve didnt remain perfectly horizontal as expected and this due to the channel width modulation effect.

While measuring Id with respect to Vgs we must keep Vds constant in our experiment we must adjust the value of drain resistance to keep Vds constant it was found roughly constant

14EC10049

In the graph id vs Vds the nonzero slope even after in the saturation region gives the value of Va which is a negative value this non zero slope is due to the channel effect this is also known as channel length modulation

The additional resistance kept in the circuit other than the potentiometer is to avoid burning of transistor due to high drain current.

While do id vs Vgs we have to measure the value at constant Vds but in our experiment we can observe Vds decreasing this can be adjusted every time as precise as possible as the potentiometer range is not wide we can adjust upto some extent only. Chat Conversation End