

CS-476: Embedded System Design

Practical work 1

Simulation, testbenches and FIFO

Version:

1.0



Contents

1	Sim	Simulation]															
2	Exercise															2																
	2.1	Task1																		 												2
	2.2	Task2																		 												2



1 Simulation

We are going to simulate with Icarus Verilog. The documentation can be found here. To perform this first exercise download the counter with it's testbench from moodle. There are some steps to follow to simulate:

1. execute:

iverilog -s counterTestBench -o testbench counter.v counter_tb.v in a terminal. the option -s defines the toplevel, and -o the name of the simulation executable.

- 2. perform the simulation by:
 - ./testbench

This will generate a file called counterSignals.vcd.

 Now we can observe the timing-diagram by: gtkwave counterSignals.vcd This will open a graphical window. The user manual of gtkwave can be found here.

Look at the timing diagram and try to match it with the given testbench. These programms we are going to use a lot during this course, so make sure that you understand the flow.

Version: 1.0 Last change: 26/02/2024 page 1 of 2



2 Exercise

Now that you are familiar with the simulation process we are going to implement a FIFO-buffer. The inputs, outputs, and parameters are given by:

2.1 Task1

2.2 Task2

Write a simple testbench for the FIFO and simulate the FIFO with it's testbench.