(For undergraduates: 2 lowest (wrong) questions will be dropped.)

Each question is 3 points, unless specified otherwise.

ame	Sabina	Mentukh		Section: Practi	CC CpE 151/EEE 234
goods .	P-type semicond carriers.	luctor has elect	trons	(electrons holes)	as minority charge
2.	When a voltage (V ₁ = 1 V)	of 2V is applied bet	ween the G and	S of a NMOS, the tra	insistor is: (assume
	(a)ON	(b) OFF		ough information	
3.	when a voltage is (Assume V _{TP}			and S of a PMOS tran	sistor, the transistor
4.	Pick the most appropriate statement from below. A 3-input NOR gate has: (a) 3 NMOS transistors in the Pull Down Network (b) 3 PMOS transistors in the Pull Down Network (c) 3 NMOS transistors in parallel and 3 PMOS transistors in series (d) 3 NMOS transistors in series and 3 PMOS transistors in parallel (e) Both (a) and (c) are true (f) Both (b) and (d) are true				
5.	(a) Weak Inve (b) Strong Invo (c) Weak buffe (d) Strong buff	rter erter er	switch places in	an inverter, the resul	ting circuit is:
6.	(a) It provides (b) It provides (c) It uses p-w	a good '0'		or?	
7.	ideality? a. Chang b. Clock Non-	phase shift is brough nel-charge injection c-feed through zero ON-resistance tive-bias Temperatu	1	ch of the following tra	ansistor non-

- A 2:1 MUX implemented using transmission gates has uses how many PMOS transistors?
- 9. Which of the following Capacitances is fundamental to the operation of a MOS transistor?
 - a. Depletion capacitance between Drain and Bulk
 - b. Depletion capacitance between Source and Bulk
 - c. Overlap Capacitance between Gate and Source Drain
 - d) Oxide Capacitance between Gate and Channel
- 10. In the Figure 1 shown below, which capacitance shorts the input to the output at high frequencies?




Figure - 1. MOSFET Capacitances

11. In the Figure – 2 shown below, plot the graph for the equivalent ON-resistance of a transmission gate. The On-resistance of NMOS and PMOS as a function of Vin.




Figure – 2. On-resistance of NMOS, PMOS and transmission gate

- 12. Shown below are transistor higher order effects. Identify a lateral field effect from below.
 - a. Subthreshold conduction
 - Mobility degradation
 - c. Body effect
 - d. Velocity saturation

- Shown below are transistor higher order effects. Identify a vertical field effect from below. . Subthreshold conduction (b.) Mobility degradation d. Velocity saturation
- 14. "Pinch-off" occurs in which region of operation? a. Subthreshold
 - (b) Saturation
 - c. Linear
 - d. Both (b) and (c)
- of a MOSFET incieases VTH 15. Because of short channel effect, the (increases/decreases) with increasing values of L.
- 16. For the pass transistor shown in figure 3 below, what is the voltage at the output?



Figure - 3 PMOS Pass Transistor

- 17. By definition, the time from input to rising output crossing V_{DO} 2 is:
 - Rise Time (tr)
 - Rising Propagation Delay (tpdr)
 - c. Rising Contamination delay (tear)
 - d. Setup time
- 18. In RC Delay Model, which of the following substitutions is valid
 - a. PMOS transistor with a width of k times the unit transistor has a resistance of R k
 - b. NMOS transistor with a width of k times the unit transistor has a cap of 2kC on the gate
 - PMOS transistor with a width of k times the unit transistor has a cap of kC on the gate d. NMOS transistor with a width of k times the unit transistor has a resistance of 2R k
- 19. While calculating the delay of a RC ladder using Elmore Delay, which of the following is true?
 - a. The Resistance closest to the load has the highest effect on the delay
 - b. The Capacitance closest to the load has the highest effect on the delay
 - c. The Resistance closest to the source has the highest effect on the delay
 - d. The Capacitance closest to the source has the highest effect on the delay




Figure - 4 Fanout-of-4 inverter

fanout

companent = 4T

- 21. When transistors switch, both nMOS and pMOS networks may be momentarily ON at the same time, leading to a blip of current called _Short-ourent
- 22. Consider a 4 input NAND gate that is sized to provide the same current as a unit inverter. What is the value of k (width) for the PMOS?

- 23. For the NAND gate in problem # 22, what is the value of k (width of the NMOS) for the NMOS?
 - NMOS?

 a. k = 1b. k = 2c. k = 4d. k = 8
- 24. For the NAND gate in problem # 22, what is the value of g (logical effort)? Hint: g is defined as Cin(of the gate) Cin (of a unit inverter) $\mathbf{g} = (\mathbf{Cin-gate/Cin-unit-inverter})$

g = 6/3
g = 7/3
g = 8/3
g = 9/3

d. k = 8

25. Consider a 4 input NOR gate that is sized to provide the same current as a unit inverter. What is the value of g (logical effort)?