## Chapter 15 ARM -Architecture, Programming and Development Tools

## Lesson 1


## **ARM CPUs**

### Outline

- ARM Processors
- Features of a RISC architecture
- ARM Family and ARM\_many variant architectures

## Examples of Systems needing highperformance precise- computing

- Image processing,
- Video games,
- Robotics and
- Adaptive control
- Mobile Devices



## Mobile Device CPUs/MCUs -

- CPUs ARM-7 and ARM-9 (More than 50% devices)
- CPUs PowerPC 750, ColdFire, TigerSHARC
- MCUs ST72x, LPC21xx, ...

# Embedded RISC Core ARM7TDMI (http://www.arm.com/news/5135.html)

- •ARM family of general-purpose 32-bit microprocessors offers high performance and very low MIPS/watt power consumption
- •32-bit RISC architecture


- Design centers around and concentrate on simple instructions
- Smaller and simpler processor circuit, Simpler decoding subunit.
- Lower power
   — more space for other performing units

## Outline..

- ARM Processors
- Features of a RISC architecture
- ARM Family and ARM\_many variant architectures

### RISC Features

- Same Length instructions
- Single Cycle Execution
- Hardwired implementation of Instructions
- Large Register Set(s)
- Load and Store Architecture-



Hardwired Implementation

## Outline...


- ARM Processors
- Features of a RISC architecture
- ARM family and ARM many variant architectures

## **ARM® CPUs options-**

Extensive range of CPUs with third-party adaptation and application development tools

## ARM Many Variant Architectures

- ARM
- Thumb (T) variants



Some variants Single-precision and double-precision floating point arithmetic) on typical graphics and DSP algorithms

## **ARM® Special Features**

• Speed-critical control signals pipelining –processing more than one instruction at the fetching, decoding and executing stages.

#### A three stage pipeline

Instruction A Instruction B Instruction C STAGE 1 Execute Execute **Execute Instruction B Instruction C Instruction D Decode** Decode **Decode** STAGE 2 **Instruction C Instruction D Instruction E** STAGE 3 **Fetch** Fetch Fetch clock cycle n clock cycle n+1 clock cycle n+2

Time

Three stage Pipelining in superscalar processor facilitating each instruction fetch is in single cycle, decoding in single cycle and execute in the single cycle: Three times execution speed boost up

- ARM 7 common internal bus for the address and data of 32-bit in-32-bit Princeton architecture bus and bus interface for 32-bit data and instructions.
- ARM9 Harvard Architecture.

#### **Memory Architecture**

**Address** 

**ARM 7** 

Data and
Program,
constants,
stored tables
Common
Memory

ARM 9

Program, constants and stored tables Memory

Address

**Data Memory** 

"Microcontrollers....", Raj Kamal, from Pearson Education, 2005

**Address** 

20

## Performance

• ARM 7 and ARM 9 support 300 MIPS (Million Instructions per Second) when die size is 0.13 μm.

## ARM 7 architecture

• Uses 0.25μm and less die size HCMOS technology, very small die size facilitating low voltage operations and low power consumption, (very small power consumption means very low MIPS/Watt)

 Processor operation on the words as per initialization. A word alignment can then be in big endian [least significant byte stored as higher bits (address 3) of a word] or little endian [least significant byte stored as lower bits (address 0) of a word].

#### A 32bit word

Address

Little Endian

Byte0 (LSB)

byte1

byte2

Byte3 (MSB)

**Big Endian** 

Byte3 (MSB)

byte2

byte1

Byte0 (LSB)

Address0

Address1

Address2

Address3

#### Two Initialization options

• Fully static operation- MCU clock can be reduced to 0 and since fully MOSFETs based

- Optimized for fast interrupts and DSP algorithms
- There are two types of requests for interrupts- Fast interrupt request (FIQ) and interrupt request (IRQ). Fast means high priority.
- 4 gigabytes of linear address space

• 32-bit large set of 16 generalpurpose registers with program counter as one of the register (r15) plus CPSR and SPSR -are two other registers.

# ARM Family Programming Model

• 16 general-purpose registers with program counter as one of the register (R15).

## - Registers

R0 R1 R2 R3 R4 R5 R6 R7 Lo registers

R8 R9 R10 R11 R12 Hi registers

SP (R13) Stack Pointer

LR (R14) Link Register


PC (Rr15) Program Counter

CPSR SPSR

### CPSR and SPSR

- CPSR (Conditions and Processor Status Register)
- SPSR (Saved Program Status Register) Saves Program Status Register from CPSR on branch and link (routine call) and SPSR can be stacked for each processor mode

- 32-bit RALU and highperformance multiplier
- Instructions have 8-, 16-, and 32bit data types



 Coprocessor interface to connect coprocessors, like DSP processors and Java Accelerators

- System control functions implemented in standard lowpower logic
- Cost-effective, compact chip

## ARM 7 T Variants

# ARM® TDMI TM instruction set options-

- 1. High-performance 32-bit instruction set-
- 2. High-code-density
  Thumb®16-bit instruction set
  than 32-bit instruction
  architecture

## Summary

- ARM family general-purpose
   32-bit superscalar processors
   Three stage Pipeline
- High performance and very low MIPS/watt power consumption
- 32-bit RISC architecture

- 32 bit Sixteen Registers plus CPSR and SPSR
- ARM 9 and ARM7 Harvard and Princeton architectures
- Initialized options: little or big endian modes
- 32/16/8 bit data types
- Two interrupts Fast interrupt request (FIQ)
   and interrupt request (IRQ)

- ARM has Many Variants
- T variants give alternate option of high code density with 16-bit instructions

ARM 7 and ARM 9 popularly used

#### ARM applications

- Mobile Devices,
- PocketPC, PDA,
- Control Systems,
- DSP based applications
- Speech and Image processing
- Robotics

## End of Lesson 1 on ARM CPUs

## THANK YOU