# **TDA8920C**

# 2 × 110 W class-D power amplifier Rev. 01 — 29 September 2008

**Preliminary data sheet** 

#### **General description** 1.

The TDA8920C is a high-efficiency class-D audio power amplifier. The typical output power is  $2 \times 110$  W with a speaker load impedance of 4  $\Omega$ .

The TDA8920C is available in both HSOP24 and DBS23P power packages. The amplifier operates over a wide supply voltage range from ±12.5 V to ±32.5 V and has a low quiescent current consumption.

#### 2. **Features**

- Pin compatible with TDA8950/20B for both HSOP24 and DBS23P packages
- Symmetrical high operating supply voltage range from ±12.5 V to ±32.5 V
- Stereo full differential inputs, usable as stereo Single-Ended (SE) or mono Bridge-Tied Load (BTL) amplifier
- High output power at typical applications:
  - ♦ SE 2 × 110 W,  $R_1 = 4 \Omega (V_P = \pm 30 \text{ V})$
  - ♦ SE 2 × 125 W,  $R_L = 4 \Omega (V_P = \pm 32 V)$
  - ♦ SE 2 × 120 W,  $R_L = 3 \Omega (V_P = \pm 29 V)$
  - ♦ BTL 1 × 210 W,  $R_L = 8 \Omega (V_P = \pm 30 V)$
- Low noise in BTL operation due to BD modulation
- Smooth pop noise-free start-up and switch off
- Zero dead time Pulse-Width Modulation (PWM) output switching
- Fixed frequency
- Internal or external clock switching frequency
- High efficiency
- Low quiescent current
- Advanced protection strategy: voltage protection and output current limiting
- Thermal foldback
- Fixed gain of 30 dB in SE and 36 dB in BTL
- Full short-circuit proof across load

## **Applications**

- Mini and micro receiver
- Home Theater In A Box (HTIAB) system
- High power speaker system



 $2 \times 110 \text{ W class-D power amplifier}$ 

## 4. Quick reference data

Table 1. Quick reference data

Table 1.	Quick reference data							
Symbol	Parameter	Conditions		Min	Тур	Max	Unit	
General,	$V_P = \pm 30 \text{ V}$							
$V_{P}$	supply voltage	Operating mode	<u>[1]</u>	±12.5	±30	±32.5	V	
$V_{P(ovp)} \\$	overvoltage protection supply voltage	Non-Operating mode; $V_{DD} - V_{SS}$		65	-	70	V	
$I_{q(tot)}$	total quiescent current	Operating mode; no load; no filter; no RC-snubber network connected		-	50	75	mA	
Stereo s	ingle-ended configuration							
Po	output power	L = 22 $\mu$ H; C = 680 nF; T <sub>j</sub> = 85 °C						
		THD = 10 %; $R_L = 4 \Omega$ ; $V_P = \pm 30 \text{ V}$	[2]	-	110	-	W	
		THD = 10 %; $R_L = 4 \Omega$ ; $V_P = \pm 27 V$		-	80	-	W	
Mono br	idge-tied load configuration	on						
Po	output power	$\begin{split} L &= 22 \; \mu H; \; C = 680 \; nF; \\ T_j &= 85 \; ^{\circ}C; \; THD = 10 \; \%; \\ R_L &= 8 \; \Omega; \; V_P = \pm 30 \; V \end{split}$	[2]	-	210	-	W	

<sup>[1]</sup> The circuit is DC adjusted at  $V_P = \pm 12.5 \text{ V}$  to  $\pm 32.5 \text{ V}$ .

## 5. Ordering information


Table 2. Ordering information

Type number	e number Package				
	Name	Description	Version		
TDA8920CJ	DBS23P	plastic DIL-bent-SIL power package; 23 leads (straight lead length 3.2 mm)	SOT411-1		
TDA8920CTH	HSOP24	plastic, heatsink small outline package; 24 leads; low stand-off height	SOT566-3		

<sup>[2]</sup> Output power is measured indirectly; based on  $R_{DSon}$  measurement; see Section 13.3.

2 × 110 W class-D power amplifier


## 6. Block diagram



2 × 110 W class-D power amplifier

## 7. Pinning information

#### 7.1 Pinning



#### $2 \times 110$ W class-D power amplifier

#### 7.2 Pin description

Table 3. Pin description

145.5 0.	i ili descriptio	···	
Symbol	Pin		Description
	TDA8920CTH	TDA8920CJ	
VSSA	1	18	negative analog supply voltage
SGND	2	19	signal ground
VDDA	3	20	positive analog supply voltage
IN2M	4	21	channel 2 negative audio input
IN2P	5	22	channel 2 positive audio input
MODE	6	23	mode selection input: Standby, Mute or Operating mode
OSC	7	1	oscillator frequency adjustment or tracking input
IN1P	8	2	channel 1 positive audio input
IN1M	9	3	channel 1 negative audio input
n.c.	10	4	not connected
n.c.	11	5	not connected
n.c.	12	6	not connected
PROT	13	7	decoupling capacitor for protection (OCP)
VDDP1	14	8	channel 1 positive power supply voltage
BOOT1	15	9	channel 1 bootstrap capacitor
OUT1	16	10	channel 1 PWM output
VSSP1	17	11	channel 1 negative power supply voltage
STABI	18	12	decoupling of internal stabilizer for logic supply
n.c.	19	-	not connected
VSSP2	20	13	channel 2 negative power supply voltage
OUT2	21	14	channel 2 PWM output
BOOT2	22	15	channel 2 bootstrap capacitor
VDDP2	23	16	channel 2 positive power supply voltage
VSSD	24	17	negative digital supply voltage

## 8. Functional description

#### 8.1 General

The TDA8920C is a two-channel audio power amplifier using class-D technology.

The audio input signal is converted into a digital pulse-width modulated signal using an analog input stage and PWM modulator; see <a href="Figure 1">Figure 1</a>. To enable the output power transistors to be driven, the digital PWM signal is applied to a control and handshake block and driver circuits for both the high side and low side. This level-shifts the low-power digital PWM signal from a logic level to a high-power PWM signal switching between the main supply lines.

A 2nd-order low-pass filter converts the PWM signal to an analog audio signal across the loudspeakers.

#### 2 × 110 W class-D power amplifier

The TDA8920C single-chip class-D amplifier has built-in high-power switches, drivers, timing and handshaking between the power switches and some control logic. In addition, to secure maximum system robustness, an advanced protection strategy is implemented for voltage, temperature and maximum current.

Both of the TDA8920C audio channels contain a PWM modulator, an analog feedback loop and a differential input stage. The TDA8920C also contains circuits common to both channels such as the oscillator, all reference sources, the mode interface and a digital timing manager.


The two independent amplifier channels have high output power, high efficiency, low distortion and low quiescent current. The amplifier channels can be connected in the following configurations:

- Mono Bridge-Tied Load (BTL) amplifier
- Stereo Single-Ended (SE) amplifiers

The amplifier system can be switched to one of three operating modes using pin MODE:


- Standby mode: with a very low supply current
- Mute mode: the amplifiers are operational but the audio signal at the output is suppressed by disabling the voltage-to-current (VI) converter input stages
- Operating mode: the amplifiers are fully operational with the output signal

To ensure pop noise-free start-up, the DC output offset voltage is applied gradually to the output at a level between Mute mode and Operating mode levels. The bias-current setting of the VI-converters is related to the voltage on pin MODE. In Mute mode the bias-current setting of the VI-converters is zero (VI-converters are disabled). In Operating mode the bias current is at maximum. The time-constant required to apply the DC output offset voltage gradually between Mute and Operating mode levels can be generated using an RC network on pin MODE. An example of a switching circuit for driving pin MODE is illustrated in <a href="Figure 4">Figure 4</a>. If the capacitor C is left out of the application the voltage on pin MODE is applied with a much smaller time-constant, which may result in audible pop noises during start-up (depending on the DC output offset voltage and loudspeaker used).



#### 2 × 110 W class-D power amplifier

To fully charge the coupling capacitors at the inputs, the amplifier automatically remains in the Mute mode before switching to the Operating mode. A complete overview of the start-up timing is shown in Figure 5.



#### (1) First 1/4 pulse down.

**Upper diagram:** When switching from standby to mute there is a delay of approximately 100 ms before the output starts switching. The audio signal is available after  $V_{MODE}$  is set to operating but not earlier than 150 ms after switching to mute. To start up pop noise-free, it is recommended that the time-constant applied to pin MODE is at least 350 ms for the transition between mute and operating.

**Lower diagram:** When switching directly from standby to operating there is a delay of 100 ms before the outputs start switching. The audio signal is available after a second delay of 50 ms. To start up pop noise-free, it is recommended that the time-constant applied to pin MODE is at least 500 ms for the transition between standby and operating.

Fig 5. Timing on mode selection input pin MODE

#### 2 × 110 W class-D power amplifier

#### 8.2 Pulse-width modulation frequency

The output signal of the amplifier is a PWM signal with a carrier frequency typically between 300 kHz and 400 kHz. Using a 2nd-order LC demodulation filter in the application results in an analog audio signal across the loudspeaker. The carrier frequency is determined by an external resistor R<sub>OSC</sub>, connected between pin OSC and pin VSSA. An optimal setting for the carrier frequency is between 300 kHz and 400 kHz.

The carrier frequency is set to 345 kHz by connecting a 30 k $\Omega$  external resistor between pin OSC and VSSA. See Table 8 for more details.

If two or more class-D amplifiers are used in the same audio application, it is recommended that all devices use an external clock circuit to ensure that they operate at the same switching frequency.

#### 8.3 Protection

The following protection strategies are provided:

- Thermal protection:
  - Thermal FoldBack (TFB)
  - OverTemperature Protection (OTP)
- OverCurrent Protection (OCP, diagnostic output on pin PROT)
- Window Protection (WP)
- Supply voltage protection:
  - UnderVoltage Protection (UVP)
  - OverVoltage Protection (OVP)
  - UnBalance Protection (UBP)

The device reacts to fault conditions differently for each protection type.

#### 8.3.1 Thermal protection

The TDA8920C has an advanced thermal protection strategy. It consists of a TFB function that gradually reduces the output power within a defined temperature range. If the temperature continues to rise, OTP is implemented, shutting down the device completely.

#### 8.3.1.1 Thermal FoldBack (TFB)

If the junction temperature  $(T_j)$  exceeds the defined threshold value, the gain is gradually reduced. This reduces the output signal amplitude and the power dissipation, eventually stabilizing the temperature.

#### 2 × 110 W class-D power amplifier

TFB is specified at the thermal foldback activation temperature T<sub>act(th\_fold)</sub> where the closed-loop voltage gain is reduced by 6 dB. The TFB range is:


$$T_{act(th\_fold)} - 5 \, ^{\circ}C < T_{act(th\_fold)} < T_{act(th\_prot)}$$

The value of  $T_{act(th\_fold)}$  for the TDA8920C is approximately 153 °C; see <u>Table 7</u> for more details.

#### 8.3.1.2 OverTemperature Protection (OTP)

If despite the TFB function, the junction temperature  $(T_j)$  of the TDA8920C continues to rise exceeding the thermal protection activation temperature  $T_{act(th\_prot)}$ , the amplifier shuts down immediately. The amplifier resumes switching approximately 100 ms after the temperature drops below  $T_{act(th\_prot)}$ .

The thermal behavior is illustrated in Figure 6.



#### 8.3.2 OverCurrent Protection (OCP)

OverCurrent Protection (OCP) will detect a short-circuit applied to any of the demodulated outputs of the amplifier. If the output current exceeds the 9.2 A maximum, it is automatically limited to its maximum value by the OCP protection circuit, the amplifier is NOT shut down completely, and the amplifier outputs continue switching. If the active current limiting continues longer than time  $(\tau)$ , the TDA8920C shuts down. Activation of current limiting and the triggering of OCP are output at pin PROT.

OCP can distinguish between a loudspeaker impedance drop and a low-ohmic short-circuit across the load. In the TDA8920C, the impedance threshold ( $Z_{th}$ ) depends on the supply voltage used.

If a short-circuit occurs across the load causing the impedance to drop below the threshold level ( $< Z_{th}$ ), the amplifier switches off completely. After 100 ms, it tries to restart. If the short-circuit condition is still present, the cycle is repeated. The average power dissipation will be low because of the low duty cycle.

#### 2 × 110 W class-D power amplifier

If an impedance drop occurs (e.g. due to dynamic behavior of the loudspeaker) OCP is activated. The maximum output current stays limited to 9.2 A but the amplifier will not switch off completely, preventing audio holes from occurring. The result is a clipped output signal.

See Section 13.7 for more information on this maximum output current limiting feature.

#### 8.3.3 Window Protection (WP)

Window Protection (WP) checks the conditions at the output terminals of the power stage and is activated:

- During the start-up sequence, when pin MODE is switched from standby to mute. In
  the event of a short-circuit at one of the output terminals to pin VDDPn or pin VSSPn,
  the start-up procedure is interrupted. The TDA8920C waits until the short-circuit to the
  supply lines is removed. No large currents will flow in the event of a short-circuit
  because the test is done before the power stages are enabled.
- When the amplifier shuts down completely due to OCP activation because of a short-circuit to one of the supply lines; WP is activated during a restart after 100 ms.
   The amplifier will not start up until the short-circuit to the supply lines is removed.

#### 8.3.4 Supply voltage protection

If the supply voltage drops below the minimum supply voltage, the UnderVoltage Protection (UVP) circuit is activated and the system shuts down correctly. If the internal clock is used, the switch-off will be silent and without pop noise. When the supply voltage rises above the threshold level, the system restarts after 100 ms.

If the supply voltage exceeds the maximum supply voltage, the OVP circuit is activated and the power stages are shut down. When the supply voltage drops below the threshold level, the system restarts after 100 ms.

An additional UnBalance Protection (UBP) circuit compares the positive analog voltage (on pin VDDA) and the negative analog supply voltage (on pin VSSA) and is triggered if the voltage difference exceeds a factor of two.

When the supply voltage difference drops below the threshold level, the system restarts after 100 ms.

Example: With a symmetrical supply of  $\pm 30$  V, the protection circuit is triggered if the unbalance exceeds approximately 15 V; see Section 13.7.

An overview is given of all protection strategies and their respective effects on the output signal in Table 4.

2 × 110 W class-D power amplifier

Protection name	Complete shutdown	Restart directly	Restart after 100 ms	Pin PROT detection
TFB[1]	N	N	N	N
OTP	Υ	N	Υ	N
OCP	Y[2]	N <sup>[2]</sup>	Y[2]	Υ
WP	N[3]	Υ	N	N
UVP	Υ	N	Υ	N
OVP	Υ	N	Υ	N
UBP	Υ	N	Υ	N


Table 4. Overview of TDA8920C protection strategies

#### 8.4 Differential audio inputs

The audio inputs are fully differential ensuring a high common mode rejection ratio and maximum flexibility in the application.

- Stereo operation: it is advised to use the inputs in anti-phase and connect the speakers in anti-phase, to avoid acoustical phase differences. The construction advantages are:
  - minimized power supply peak current
  - minimized supply pumping effect, especially at low audio frequencies
- Mono BTL operation: it is required that the inputs are connected in anti-parallel. The
  output of one channel is inverted and the speaker load is connected between the two
  outputs of the TDA8920C. In principle, the output power to the speaker can be
  boosted to twice the output power of single-ended stereo.

The input configuration for a mono BTL application is illustrated in Figure 7.



TDA8920C\_1 © NXP B.V. 2008. All rights reserved.

<sup>[1]</sup> Amplifier gain depends on the junction temperature and heatsink size.

<sup>[2]</sup> Only complete shutdown of the amplifier if short-circuit impedance is below the threshold of 1  $\Omega$ . In all other cases current limiting results in a clipped output signal.

<sup>[3]</sup> Fault condition detected during (every) transition between standby-to-mute and during a restart after activation of OCP (short-circuit to one of the supply lines).

 $2 \times 110 \text{ W class-D power amplifier}$ 

# 9. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{P}$	supply voltage	Non-Operating mode; $V_{DD} - V_{SS}$	-	65	V
I <sub>ORM</sub>	repetitive peak output current	maximum output current limiting	9.2	-	Α
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
Tj	junction temperature		-	150	°C
$V_{MODE}$	voltage on pin MODE	referenced to SGND	0	6	V
V <sub>OSC</sub>	voltage on pin OSC		0	SGND + 6	V
VI	input voltage	referenced to SGND; pin IN1P; IN1M; IN2P and IN2M	<b>-5</b>	+5	V
$V_{PROT}$	voltage on pin PROT	referenced to voltage on pin VSSD	0	12	V
$V_{\rm esd}$	electrostatic discharge voltage	Human Body Model (HBM); pin VSSP1 with respect to other pins	-1800	+1800	V
		HBM; all other pins	-2000	+2000	V
		Machine Model (MM); all pins	-200	+200	V
		Charged Device Model (CDM)	-500	+500	V
I <sub>q(tot)</sub>	total quiescent current	Operating mode; no load; no filter; no RC-snubber network connected	-	75	mA

## 10. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	40	K/W
$R_{th(j-c)}$	thermal resistance from junction to case		1.1	K/W

2 × 110 W class-D power amplifier

## 11. Static characteristics

Table 7. Static characteristics

 $V_P = \pm 30 \text{ V; } f_{osc} = 345 \text{ kHz; } T_{amb} = 25 \,^{\circ}\text{C; unless otherwise specified.}$ 

		•					
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supply							
V <sub>P</sub>	supply voltage	Operating mode	<u>[1]</u>	±12.5	±30	±32.5	V
$V_{P(ovp)}$	overvoltage protection supply voltage	non-Operating mode; V <sub>DD</sub> – V <sub>SS</sub>		65	-	70	V
V <sub>P(uvp)</sub>	undervoltage protection supply voltage	$V_{DD} - V_{SS}$		20	-	25	V
I <sub>q(tot)</sub>	total quiescent current	Operating mode; no load; no filter; no RC-snubber network connected		-	50	75	mA
I <sub>stb</sub>	standby current	measured at 30 V		-	480	600	μΑ
Mode sele	ct input; pin MODE						
$V_{MODE}$	ODE voltage on pin MODE referenced to SGND		[2]	0	-	6	V
		Standby mode	[2][3]	0	-	0.8	V
		Mute mode	[2][3]	2.2	-	3.0	V
		Operating mode	[2][3]	4.2	-	6	V
I <sub>I</sub>	input current	V <sub>I</sub> = 5.5 V		-	110	150	μΑ
Audio inpu	its; pins IN1M, IN1P, IN2P and IN2M						
VI	input voltage	DC input	[2]	-	0	-	V
Amplifier of	outputs; pins OUT1 and OUT2						
V <sub>O(offset)</sub>	output offset voltage	SE; Mute mode		-	-	±25	mV
		SE; Operating mode	<u>[4]</u>	-	-	±150	mV
		BTL; Mute mode		-	-	±30	mV
		BTL; Operating mode	<u>[4]</u>	-	-	±210	mV
Stabilizer o	output; pin STABI						
V <sub>O(STABI)</sub>	output voltage on pin STABI	Mute and Operating modes; with respect to VSSP1		9.3	9.8	10.3	V
Temperatu	re protection						
T <sub>act(th_prot)</sub>	thermal protection activation temperature			-	154	-	°C
$T_{act(th\_fold)}$	thermal foldback activation temperature	closed loop SE voltage gain reduced with 6 dB	<u>[5]</u>	-	153	-	°C

<sup>[1]</sup> The circuit is DC adjusted at  $V_P$  =  $\pm 12.5$  V to  $\pm 32.5$  V.


<sup>[2]</sup> With respect to SGND (0 V).

<sup>[3]</sup> The transition between Standby and Mute mode has hysteresis, while the slope of the transition between Mute and Operating mode is determined by the time-constant of the RC network on pin MODE; see Figure 8.

<sup>[4]</sup> DC output offset voltage is gradually applied to the output during the transition between the Mute and Operating modes. The slope caused by any DC output offset is determined by the time-constant of the RC network on pin MODE.

<sup>[5]</sup> At a junction temperature of approximately T<sub>act(th\_fold)</sub> – 5 °C, gain reduction commences and at a junction temperature of approximately T<sub>act(th\_prot)</sub>, the amplifier switches off.

#### 2 × 110 W class-D power amplifier



## 12. Dynamic characteristics

#### 12.1 Switching characteristics

Table 8. Dynamic characteristics

 $V_P = \pm 30 \text{ V; } T_{amb} = 25 \,^{\circ}\text{C; unless otherwise specified.}$ 

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Internal of	oscillator						
f <sub>osc(typ)</sub>	typical oscillator frequency	$R_{OSC} = 30.0 \text{ k}\Omega$		325	345	365	kHz
f <sub>osc</sub>	oscillator frequency			250	-	450	kHz
External	oscillator or frequen	cy tracking					
Vosc	voltage on pin OSC			SGND + 4.5	SGND + 5	SGND + 6	V
$V_{trip(OSC)}$	trip voltage on pin OSC			-	SGND + 2.5	-	V
f <sub>track</sub>	tracking frequency		<u>[1]</u>	250	-	450	kHz

<sup>[1]</sup> When using an external oscillator, the frequency f<sub>osc(ext)</sub> (500 kHz minimum, 900 kHz maximum) will result in a PWM frequency f<sub>track</sub> (250 kHz minimum, 450 kHz maximum) due to the internal clock divider; see Section 8.2.

## 12.2 Stereo and dual SE application characteristics

Table 9. Dynamic characteristics

 $V_P = \pm 30 \text{ V}$ ;  $R_L = 4 \Omega$ ;  $f_i = 1 \text{ kHz}$ ;  $f_{osc} = 345 \text{ kHz}$ ;  $R_{sL} < 0.1 \Omega$ <sup>[1]</sup>;  $T_{amb} = 25 ^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$P_{o}$	output power	$L$ = 22 $\mu H;$ C = 680 nF; $T_{j}$ = 85 $^{\circ} C$	[2]				
		THD = 0.5 %; $R_L$ = 4 $\Omega$		-	90	-	W
		THD = 10 %; $R_L = 4 \Omega$		-	110	-	W
		THD = 10 %; $V_P = \pm 27 \text{ V}$		-	80	-	W
THD	total harmonic distortion	$P_0 = 1 W; f_i = 1 kHz$	[3]	-	0.05	-	%
		$P_0 = 1 W; f_i = 6 \text{ kHz}$	[3]	-	0.05	-	%
G <sub>v(cl)</sub>	closed-loop voltage gain			29	30	31	dB
SVRR	supply voltage ripple rejection	between pin VDDPn and SGND					
		Operating mode; f <sub>i</sub> = 100 Hz	<u>[4]</u>	-	90	-	dB
		Operating mode; f <sub>i</sub> = 1 kHz	<u>[4]</u>	-	70	-	dB
		Mute mode; $f_i = 100 \text{ Hz}$	<u>[4]</u>	-	75	-	dB
		Standby mode; f <sub>i</sub> = 100 Hz	[4]	-	120	-	dB
		between pin VSSPn and SGND					
		Operating mode; f <sub>i</sub> = 100 Hz	[4]	-	80	-	dB
		Operating mode; f <sub>i</sub> = 1 kHz	[4]	-	60	-	dB
		Mute mode; $f_i = 100 \text{ Hz}$	[4]	-	80	-	dB
		Standby mode; f <sub>i</sub> = 100 Hz	[4]	-	115	-	dB
Zi	input impedance	between the input pins and SGND		45	63	-	$k\Omega$
V <sub>n(o)</sub>	output noise voltage	Operating mode; $R_s = 0 \Omega$	<u>[5]</u>	-	160	-	μV
		Mute mode	[6]	-	85	-	μV
$\alpha_{\text{cs}}$	channel separation		[7]	-	70	-	dB
$ \Delta G_v $	voltage gain difference			-	-	1	dB
$\alpha_{mute}$	mute attenuation	$f_i = 1 \text{ kHz}; V_i = 2 \text{ V (RMS)}$	[8]	-	75	-	dB
CMRR	common mode rejection ratio	$V_{i(CM)} = 1 V (RMS)$		-	75	-	dB
ηρο	output power efficiency	SE, $R_L = 4 \Omega$		-	88	-	%
		SE, $R_L = 6 \Omega$		-	90	-	%
		BTL, $R_L = 8 \Omega$		-	88	-	%
R <sub>DSon(hs)</sub>	high-side drain-source on-state resistance		[9]	-	200	-	$m\Omega$
R <sub>DSon(Is)</sub>	low-side drain-source on-state resistance		[9]	-	190	-	mΩ

<sup>[1]</sup>  $R_{sL}$  is the series resistance of low-pass LC filter inductor in the application.

<sup>[2]</sup> Output power is measured indirectly; based on R<sub>DSon</sub> measurement; see Section 13.3.

<sup>[3]</sup> THD is measured from 22 Hz to 20 kHz, using AES17 20 kHz brickwall filter. Maximum limit is guaranteed but may not be 100 % tested.

<sup>[4]</sup>  $V_{ripple} = V_{ripple(max)} = 2 \text{ V (p-p)}; R_s = 0 \Omega$ . Measured independently between VDDPn and SGND and between VSSPn and SGND.

<sup>[5] 22</sup> Hz to 20 kHz, using AES17 20 kHz brickwall filter.

<sup>[6] 22</sup> Hz to 22 kHz, using AES17 20 kHz brickwall filter; independent of R<sub>s</sub>.

<sup>[7]</sup>  $P_0 = 1 \text{ W}$ ;  $R_s = 0 \Omega$ ;  $f_i = 1 \text{ kHz}$ .

<sup>[8]</sup>  $V_i = V_{i(max)} = 1 \text{ V (RMS)}; f_i = 1 \text{ kHz}.$ 

<sup>[9]</sup> Leads and bond wires included.

#### 2 × 110 W class-D power amplifier

## 12.3 Mono BTL application characteristics

Table 10. Dynamic characteristics

 $V_P = \pm 30 \text{ V}$ ;  $R_L = 8 \Omega$ ;  $f_i = 1 \text{ kHz}$ ;  $f_{osc} = 345 \text{ kHz}$ ;  $R_{sL} < 0.1 \Omega$  [1];  $T_{amb} = 25 \,^{\circ}\text{C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Po	output power	L = 22 $\mu$ H; C = 680 nF; T <sub>j</sub> = 85 °C	[2]				
		THD = 0.5 %; $R_L = 8 \Omega$		-	170	-	W
		THD = 10 %; $R_L = 8 \Omega$		-	210	-	W
THD	total harmonic distortion	$P_0 = 1 W; f_i = 1 kHz$	[3]	-	0.05	-	%
		$P_0 = 1 W$ ; $f_i = 6 kHz$	[3]	-	0.05	-	%
G <sub>v(cl)</sub>	closed-loop voltage gain			-	36	-	dB
SVRR	supply voltage ripple rejection	between pin VDDPn and SGND					
		Operating mode; f <sub>i</sub> = 100 Hz	<u>[4]</u>	-	80	-	dB
		Operating mode; f <sub>i</sub> = 1 kHz	<u>[4]</u>	-	80	-	dB
		Mute mode; $f_i = 100 \text{ Hz}$	<u>[4]</u>	-	95	-	dB
		Standby mode; f <sub>i</sub> = 100 Hz	<u>[4]</u>	-	120	-	dB
		between pin VSSPn and SGND					
		Operating mode; f <sub>i</sub> = 100 Hz	<u>[4]</u>	-	75	-	dB
		Operating mode; f <sub>i</sub> = 1 kHz	<u>[4]</u>	-	75	-	dB
		Mute mode; $f_i = 100 \text{ Hz}$	<u>[4]</u>	-	90	-	dB
		Standby mode; f <sub>i</sub> = 100 Hz	<u>[4]</u>	-	130	-	dB
Z <sub>i</sub>	input impedance	measured between the input pins and SGND		45	63	-	kΩ
V <sub>n(o)</sub>	output noise voltage	Operating mode; $R_s = 0 \Omega$	[5]	-	190	-	μV
		Mute mode	[6]	-	45	-	μV
$\alpha_{\text{mute}}$	mute attenuation	$f_i = 1 \text{ kHz}; V_i = 2 \text{ V (RMS)}$	[7]	-	75	-	dB
CMRR	common mode rejection ratio	$V_{i(CM)} = 1 V (RMS)$		-	75	-	dB

<sup>[1]</sup>  $R_{sL}$  is the series resistance of low-pass LC filter inductor in the application.

<sup>[2]</sup> Output power is measured indirectly; based on R<sub>DSon</sub> measurement; see Section 13.3.

<sup>[3]</sup> Total harmonic distortion is measured from 22 Hz to 20 kHz, using an AES17 20 kHz brickwall filter. Maximum limit is guaranteed but may not be 100 % tested.

<sup>[4]</sup>  $V_{ripple} = V_{ripple(max)} = 2 \text{ V (p-p)}; R_s = 0 \Omega.$ 

<sup>[5] 22</sup> Hz to 20 kHz, using an AES17 20 kHz brickwall filter; low noise due to BD modulation.

<sup>[6] 22</sup> Hz to 20 kHz, using an AES17 20 kHz brickwall filter; independent of R<sub>s</sub>.

<sup>[7]</sup>  $V_i = V_{i(max)} = 1 \text{ V (RMS)}; f_i = 1 \text{ kHz}.$ 

2 × 110 W class-D power amplifier

## 13. Application information

#### 13.1 Mono BTL application

When using the power amplifier in a mono BTL application, the inputs of both channels must be connected in parallel and the phase of one of the inputs must be inverted; see <u>Figure 7</u>. In principle, the loudspeaker can be connected between the outputs of the two single-ended demodulation filters.

#### 13.2 Pin MODE

To ensure a pop noise-free start-up, an RC time-constant must be applied to pin MODE. The bias-current setting of the VI-converter input is directly related to the voltage on pin MODE. In turn the bias-current setting of the VI-converters is directly related to the DC output offset voltage. A slow dV/dt on pin MODE results in a slow dV/dt for the DC output offset voltage, ensuring a pop noise-free start-up. A time-constant of 500 ms is sufficient to guarantee pop noise-free start-up; see <a href="Figure 4">Figure 5</a> and <a href="Figure 8">Figure 8</a> for more information.

#### 13.3 Output power estimation

#### 13.3.1 SE

Maximum output power:

$$P_{o(0.5\%)} = \frac{\left[\frac{R_L}{R_L + R_{DSon(hs)} + R_{sL}} \times V_P \times (1 - t_{min} \times 0.5 f_{osc})\right]^2}{2R_L}$$
(1)

Maximum output current internally limited to 9.2 A:

$$I_{o(peak)} = \frac{V_P \times (1 - t_{min} \times 0.5 f_{osc})}{R_L + R_{DSon(hs)} + R_{sL}}$$
(2)

Where:

- R<sub>I</sub>: load impedance
- R<sub>sl</sub>: series impedance of the filter coil
- R<sub>DSon(hs)</sub>: high-side R<sub>DSon</sub> of power stage output DMOS (temperature dependent)
- f<sub>osc</sub>: oscillator frequency
- t<sub>min</sub>: minimum pulse width (typical 150 ns, temperature dependent)
- V<sub>P</sub>: single-sided supply voltage or 0.5 × (V<sub>DD</sub> + |V<sub>SS</sub>|)
- P<sub>o(0.5 %)</sub>: output power at the onset of clipping

**Remark:** Note that  $I_{o(peak)}$  should be below 9.2 A (Section 8.3.2).  $I_{o(peak)}$  is the sum of the current through the load and the ripple current. The value of the ripple current is dependent on the coil inductance and voltage drop over the coil.

TDA8920C\_1 © NXP B.V. 2008. All rights reserved

2 × 110 W class-D power amplifier

#### 13.3.2 Bridge-Tied Load (BTL)

Maximum output power:

$$P_{o(0.5\%)} = \frac{\left[\frac{R_L}{R_L + R_{DSon(hs)} + R_{DSon(ls)}} \times 2V_P \times (1 - t_{min} \times 0.5 f_{osc})\right]^2}{2R_I}$$
(3)

Maximum output current internally limited to 9.2 A:

$$I_{o(peak)} = \frac{2V_P \times (1 - t_{min} \times 0.5 f_{osc})}{R_L + (R_{DSon(hs)} + R_{DSon(ls)}) + 2R_{sL}}$$
(4)

Where:

- R<sub>I</sub>: load impedance
- R<sub>sL</sub>: series impedance of the filter coil
- R<sub>DSon(hs)</sub>: high-side R<sub>DSon</sub> of power stage output DMOS (temperature dependent)
- R<sub>DSon(ls)</sub>: low-side R<sub>DSson</sub> of power stage output DMOS (temperature dependent)
- f<sub>osc</sub>: oscillator frequency
- t<sub>min</sub>: minimum pulse width (typical 150 ns, temperature dependent)
- V<sub>P</sub>: single-sided supply voltage or 0.5 × (V<sub>DD</sub> + |V<sub>SS</sub>|)
- P<sub>o(0.5 %)</sub>: output power at the onset of clipping

**Remark:** Note that  $I_{o(peak)}$  should be below 9.2 A; see Section 8.3.2.  $I_{o(peak)}$  is the sum of the current through the load and the ripple current. The value of the ripple current is dependent on the coil inductance and voltage drop over the coil.

#### 13.4 External clock

To ensure duty cycle independent operation of the device, the external clock input frequency is internally divided by two. This implies that the external clock frequency is twice the internal clock frequency (typically  $2 \times 345$  kHz = 690 kHz).

If several class-D amplifiers are used together it is recommended that all devices run at the same switching frequency. This can be achieved by connecting all OSC pins together and feeding them from an external oscillator. When applying an external oscillator it is necessary to force pin OSC to a DC level above SGND. This disables the internal oscillator and causes the PWM to switch at half the external clock frequency.

The internal oscillator requires an external resistor  $R_{OSC}$  and capacitor  $C_{OSC}$  connected between pin OSC and pin VSSA.

The noise contribution of the internal oscillator is supply voltage dependent. An external low-noise oscillator is recommended for low-noise applications running at high supply voltages.

#### 2 × 110 W class-D power amplifier

#### 13.5 Noise

Noise should be measured using a high-order low-pass filter with a cut-off frequency of 20 kHz. The standard audio band-pass filters used in audio analyzers, do not suppress the residue of the carrier frequency sufficiently to ensure a reliable measurement of the audible noise. Noise measurements should be carried out preferably using AES17 ('brickwall') filters or an audio precision AUX 0025 filter (designed specifically for measuring class-D switching amplifiers).


#### 13.6 Heatsink requirements

In many applications it may be necessary to connect an external heatsink to the TDA8920C.

<u>Equation 5</u> shows the relationship between the maximum power dissipation before activation of TFB and the total thermal resistance from junction to ambient.

$$R_{th(j-a)} = \frac{T_j - T_{amb}}{P} \tag{5}$$

Power dissipation (P) is determined by the efficiency of the TDA8920C. The efficiency measured as a function of output power is given in <u>Figure 21</u>. Power dissipation can be derived as a function of output power as shown in <u>Figure 20</u>.



- (1)  $R_{th(j-a)} = 5 \text{ K/W}.$
- (2)  $R_{th(j-a)} = 10 \text{ K/W}.$
- (3)  $R_{th(j-a)} = 15 \text{ K/W}.$
- (4)  $R_{th(j-a)} = 20 \text{ K/W}.$
- (5)  $R_{th(j-a)} = 35 \text{ K/W}.$

Fig 9. Derating curves for power dissipation as a function of maximum ambient temperature

TDA8920C\_1 © NXP B.V. 2008. All rights reserved.

#### 2 × 110 W class-D power amplifier

In the following example, a heatsink calculation is made for an 8  $\Omega$  BTL application with a  $\pm 30$  V supply:

The audio signal has a crest factor of 10 (the ratio between peak power and average power (20 dB)), this means that the average output power is  $\frac{1}{10}$  of the peak power.

Thus, the peak RMS output power level is the 0.5 % THD level, i.e. 170 W.

The average power is then  $\frac{1}{10} \times 130 \text{ W} = 17 \text{ W}$ .

The dissipated power at an output power of 17 W is approximately 5 W.

When the maximum expected ambient temperature is 85  $^{\circ}$ C, the total  $R_{th(j-a)}$  becomes

$$\frac{(140 - 85)}{5} = 11 \text{ K/W}$$

$$R_{th(j-a)} = R_{th(j-c)} + R_{th(c-h)} + R_{th(h-a)}$$

 $R_{th(j-c)}$  (thermal resistance from junction to case) = 1.1 K/W

 $R_{\text{th(c-h)}}$  (thermal resistance from case to heatsink) = 0.5 K/W to 1 K/W (dependent on mounting)

Based on this the thermal resistance between heatsink and ambient temperature is:

 $R_{th(h-a)}$  (thermal resistance from heatsink to ambient) = 11 - (1.1 + 1) = 8.9 K/W

The derating curves for power dissipation (for several  $R_{th(j-a)}$  values) are illustrated in Figure 9. A maximum junction temperature  $T_j$  = 150 °C is taken into account. The maximum allowable power dissipation for a given heatsink size can be derived or the required heatsink size can be determined at a required power dissipation level; see Figure 9.

#### 13.7 Output current limiting

To guarantee the robustness of the TDA8920C, the maximum output current that can be delivered by the output stage is limited to 9.2 A. OverCurrent Protection (OCP) is built in for each output power switch.

If the current flowing through any of the power switches exceeds the 9.2 A threshold current due to, for example, a short-circuit to a supply line or across the load, the maximum output current of the amplifier is regulated to 9.2 A.

The TDA8920C amplifier distinguishes between low-ohmic short-circuit conditions and other overcurrent conditions such as dynamic impedance drops of the loudspeakers used. The impedance threshold ( $Z_{th}$ ) depends on the supply voltage used.

Depending on the impedance of the short-circuit, the amplifier reacts as follows:

- Short-circuit impedance (> Z<sub>th</sub>): The maximum output current of the amplifier is regulated to 9.2 A but the amplifier will not shut down the PWM outputs. Effectively this results in a clipped output signal across the load (behavior very similar to voltage clipping).
- Short-circuit impedance (< Z<sub>th</sub>): The amplifier limits the maximum output current to 9.2 A and at the same time discharges the capacitor on pin PROT. When the voltage across this capacitor drops below the threshold voltage, the amplifier shuts down completely and an internal timer is started.

#### 2 × 110 W class-D power amplifier

A typical value for the capacitor connected to pin PROT can be from 10 pF to 220 pF; see Figure 10. After a fixed time of 100 ms the amplifier switches on. If the requested output current is still too high, the amplifier switches off. Thus the amplifier tries to switch to the Operating mode every 100 ms. The average power dissipation will be low in this situation because of the low duty cycle.

If the overcurrent condition is removed, the amplifier stays in Operating mode after restarting. This fully protects the TDA8920C amplifier against short-circuit conditions while at the same time eliminating so-called audio holes resulting from loudspeaker impedance drops.

Table 11. Current limiting behavior during low output impedance conditions at different values of C<sub>PROT</sub>

		ito i					
Туре	$V_P$	V <sub>I</sub> (mV, p-p)	f (Hz)		PWM output stops		
	(V)			Short (0 $\Omega$ )	Short (0.5 $\Omega$ )	Short (1 $\Omega$ )	
TDA8920CJ/N1	29.5	500	20	10	yes	yes	OVP[1]
			1000	10	yes	yes	no
			20	15	yes	yes	OVP[1]
			1000	15	yes	no	no
			1000	220	no	no	no

<sup>[1]</sup> Overvoltage protection activation caused by supply pumping due to the weak short-circuit; see Section 13.8.

#### 13.8 Pumping effects

In a typical stereo half-bridge SE application the TDA8920C is supplied by a symmetrical voltage (e.g.  $V_{DD}$  = 30 V and  $V_{SS}$  = -30 V). When the amplifier is used in an SE configuration, a 'pumping effect' can occur. During one switching interval, energy is taken from one supply (e.g.  $V_{DD}$ ), while a part of that energy is returned to the other supply line (e.g.  $V_{SS}$ ) and vice versa. When the voltage supply source cannot sink energy, the voltage across the output capacitors of that voltage supply source increases and the supply voltage is pumped to higher levels. The voltage increase caused by the pumping effect depends on:

- Speaker impedance
- Supply voltage
- · Audio signal frequency
- Value of supply line decoupling capacitors
- Source and sink currents of other channels

In applications using the TDA8920C ensure pumping effects are minimized and prevent malfunctions of either the audio amplifier and/or the voltage supply source. Amplifier malfunction due to the pumping effect can trigger UVP, OVP or UBP.

The most effective solution against pumping effects is to use the TDA8920C in a mono full-bridge application. In the case of stereo half-bridge applications, adapt the power supply, for example, by increasing the values of the supply decoupling capacitors.

#### 2 × 110 W class-D power amplifier


#### 13.9 Application schematics

Notes for the application schematic:

- Connect a solid ground plane to V<sub>SS</sub> around the switching amplifier to prevent emission
- Place 100 nF capacitors as close as possible to the TDA8920C power supply pins
- Internally connect the internal heat spreader of the TDA8920C to V<sub>SS</sub>
- Connect the external heatsink to the ground plane
- Use a thermally conductive, electrically non-conductive, Sil-Pad between the backside of the TDA8920C and a small external heatsink
- Use differential inputs for the most effective system level audio performance with unbalanced signal sources. In case of hum due to floating inputs, connect the shielding or source ground to the amplifier ground. Jumpers J1 and J2 are open on set level and closed on the stand-alone demo board
- Minimum total required capacitance for each power supply line is 3300 μF

Rev.

Preliminary data sheet



© NXP B.V. 2008. All rights reserved.

23 of 40

 $2 \times 110 \text{ W class-D power amplifier}$ 

## 13.10 Layout and grounding

To obtain a high-level system performance, certain grounding techniques are essential. The input reference grounds have to be tied to their respective source grounds and must have separate tracks from the power ground tracks. This prevents the large (output) signal currents from interfering with the small AC input signals. The small-signal ground tracks should be physically located as far as possible from the power ground tracks. Supply and output tracks should be as wide as possible to deliver maximum output power.




Fig 11. Printed-circuit board layout (quasi-single-sided); component view

**TDA8920C** 

## 13.11 Curves measured in reference design





Fig 12. THD as a function of output power, SE configuration with 2  $\times$  4  $\Omega$  load



#### $2 \times 110$ W class-D power amplifier





Fig 14. THD as a function of output power, BTL configuration with 1  $\times$  8  $\Omega$  load

(3)  $f_i = 100 \text{ Hz}.$ 



#### $2 \times 110 \text{ W class-D power amplifier}$







Fig 16. THD as a function of frequency, SE configuration with 2  $\times$  6  $\Omega$  load




#### $2 \times 110$ W class-D power amplifier






#### 2 × 110 W class-D power amplifier



- (1)  $2 \times 4 \Omega$  SE configuration.
- (2)  $2 \times 6 \Omega$  SE configuration.
- (3)  $2 \times 8 \Omega$  SE configuration.

Fig 20. Power dissipation as a function of output power per channel, SE configuration




 $V_P = \pm 30$  V,  $f_i = 1$  kHz,  $f_{osc} = 325$  kHz.

- (1)  $2 \times 8 \Omega$  SE configuration.
- (2)  $2 \times 6 \Omega$  SE configuration.
- (3)  $2 \times 4 \Omega$  SE configuration.

Fig 21. Efficiency as a function of output power per channel, SE configuration

**TDA8920C NXP Semiconductors** 

#### 2 × 110 W class-D power amplifier




Infinite heat sink used.

 $f_i = 1 \text{ kHz}, f_{osc} = 325 \text{ kHz}.$ 

- (1) THD = 10 %, 4  $\Omega$ .
- (2) THD = 0.5 %, 4  $\Omega$ ; THD = 10 %, 6  $\Omega$ .
- (3) THD = 10 %, 8  $\Omega$ .
- (4) THD = 0.5 %,  $6 \Omega$ .
- (5) THD = 0.5 %,  $8 \Omega$ .

Fig 22. Output power as a function of supply voltage, SE configuration




 $f_i = 1 \text{ kHz}, f_{osc} = 325 \text{ kHz}.$ 

- (1) THD = 10 %, 8  $\Omega$ .
- (2) THD = 0.5 %,  $8 \Omega$ .
- (3) THD = 10 %, 16  $\Omega$ .
- (4) THD = 0.5 %, 16  $\Omega$ .

Fig 23. Output power as a function of supply voltage, BTL configuration


#### 2 × 110 W class-D power amplifier



 $V_P$  =  $\pm 30$  V,  $f_{osc}$  = 350 kHz,  $V_i$  = 100 mV,  $R_s$  = 0  $\Omega,\,C_i$  = 330 pF.

- (1)  $1 \times 8 \Omega$  BTL configuration.
- (2)  $2 \times 4 \Omega$  SE configuration.
- (3)  $2 \times 6 \Omega$  SE configuration.
- (4)  $2 \times 8 \Omega$  SE configuration.

Fig 24. Closed-loop voltage gain as a function of frequency,  $R_s$  = 0  $\Omega$ ,  $C_i$  = 330 pF



Ripple on  $V_{\mbox{\scriptsize DD}},$  short on input pins.

 $V_P=\pm 30$  V,  $f_{osc}$  = 350 kHz,  $R_L=4~\Omega,\,V_{ripple}$  = 2 V (p-p).

- (1) OUT2, Mute mode.
- (2) OUT2, Operating mode.
- (3) OUT2, Standby mode.

Fig 25. SVRR as a function of ripple frequency, ripple on  $V_{DD}$ 

#### $2 \times 110$ W class-D power amplifier






Fig 26. SVRR as a function of ripple frequency, ripple on V<sub>SS</sub>




#### $2 \times 110 \text{ W class-D power amplifier}$



## 14. Package outline

#### DBS23P: plastic DIL-bent-SIL power package; 23 leads (straight lead length 3.2 mm)

SOT411-1



#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

VERSION IEC JEDEC JEITA PROJECTION	JE DATE	EUROPEAN	RENCES	REFER		OUTLINE	
SOTA11.1	ISSUE DATE	PROJECTION	JEITA	JEDEC	IEC	VERSION	
	<del>3-02-20</del> 2-04-24					SOT411-1	


Fig 29. Package outline SOT411-1 (DBS23P)

Deather to a market a later at a

34 of 40

#### HSOP24: plastic, heatsink small outline package; 24 leads; low stand-off height

SOT566-3



UNIT	A max.	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub> <sup>(1)</sup>	bp	C	D <sup>(2)</sup>	D <sub>1</sub>	D <sub>2</sub>	E <sup>(2)</sup>	E <sub>1</sub>	E <sub>2</sub>	е	HE	Lp	Q	v	w	x	у	Z	θ
mm	3.5	3.5 3.2	0.35	+0.08 -0.04	0.53 0.40			13.0 12.6	1.1 0.9	11.1 10.9	6.2 5.8	2.9 2.5	1	14.5 13.9	1.1 0.8	1.7 1.5	0.25	0.25	0.03	0.07	2.7 2.2	8° 0°

- 1. Limits per individual lead.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	1330E DATE
SOT566-3						<del>-03-02-18-</del> 03-07-23

Fig 30. Package outline SOT566-3 (HSOP24)

2 × 110 W class-D power amplifier

## 15. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 15.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 15.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 15.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

TDA8920C\_1 © NXP B.V. 2008. All rights reserved.

#### 2 × 110 W class-D power amplifier

## 15.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 31</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 12 and 13

Table 12. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)  Volume (mm³)				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			


Table 13. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)						
	Volume (mm³)						
	< 350	350 to 2000	> 2000				
< 1.6	260	260	260				
1.6 to 2.5	260	250	245				
> 2.5	250	245	245				

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 31.

#### $2 \times 110 \text{ W class-D power amplifier}$



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

## 16. Revision history

Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
TDA8920C_1	20080929	Preliminary data sheet	-	-

#### 2 × 110 W class-D power amplifier

## 17. Legal information

#### 17.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 17.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

#### 17.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 18. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

**TDA8920C NXP Semiconductors** 

#### $2 \times 110 \text{ W class-D power amplifier}$

#### 19. Contents

1	General description	. 1
2	Features	. 1
3	Applications	. 1
4	Quick reference data	. 2
5	Ordering information	. 2
6	Block diagram	. 3
7	Pinning information	. 4
7.1	Pinning	. 4
7.2	Pin description	. 5
8	Functional description	. 5
8.1	General	
8.2	Pulse-width modulation frequency	
8.3	Protection	
8.3.1	Thermal protection	
8.3.1.1	Thermal FoldBack (TFB)	
8.3.1.2	OverTemperature Protection (OTP)	
8.3.2 8.3.3	OverCurrent Protection (OCP)	
8.3.4	Supply voltage protection	
8.4	Differential audio inputs	
9	Limiting values	
9 10	Thermal characteristics	
10	Thermal characteristics	12
44		42
11	Static characteristics	13
12	Static characteristics	14
<b>12</b> 12.1	Static characteristics  Dynamic characteristics	
12	Static characteristics	<b>14</b> 14
<b>12</b> 12.1 12.2	Static characteristics	<b>14</b> 14 15
<b>12</b> 12.1 12.2 12.3	Static characteristics.  Dynamic characteristics.  Switching characteristics.  Stereo and dual SE application characteristics.  Mono BTL application characteristics.	14 14 15 16
12 12.1 12.2 12.3 13	Static characteristics.  Dynamic characteristics.  Switching characteristics.  Stereo and dual SE application characteristics.  Mono BTL application characteristics.  Application information.	14 14 15 16 17
12 12.1 12.2 12.3 13.1	Static characteristics.  Dynamic characteristics.  Switching characteristics.  Stereo and dual SE application characteristics.  Mono BTL application characteristics.  Application information.  Mono BTL application.	14 14 15 16 17
12 12.1 12.2 12.3 13.1 13.1 13.2	Static characteristics.  Dynamic characteristics.  Switching characteristics.  Stereo and dual SE application characteristics.  Mono BTL application characteristics.  Application information.  Mono BTL application.  Pin MODE.	14 14 15 16 17
12 12.1 12.2 12.3 13.1	Static characteristics.  Dynamic characteristics.  Switching characteristics.  Stereo and dual SE application characteristics.  Mono BTL application characteristics.  Application information.  Mono BTL application.  Pin MODE.  Output power estimation.	14 14 15 16 17 17
12 12.1 12.2 12.3 13 13.1 13.2 13.3	Static characteristics.  Dynamic characteristics.  Switching characteristics.  Stereo and dual SE application characteristics.  Mono BTL application characteristics.  Application information.  Mono BTL application.  Pin MODE.  Output power estimation.  SE.	14 14 15 16 17 17 17
12 12.1 12.2 12.3 13 13.1 13.2 13.3 13.3	Static characteristics.  Dynamic characteristics.  Switching characteristics.  Stereo and dual SE application characteristics.  Mono BTL application characteristics.  Application information.  Mono BTL application.  Pin MODE.  Output power estimation.	14 14 15 16 17 17 17 17
12.1 12.2 12.3 13.1 13.1 13.2 13.3 13.3.1 13.3.2 13.4 13.5	Static characteristics  Dynamic characteristics  Switching characteristics Stereo and dual SE application characteristics.  Mono BTL application characteristics  Application information.  Mono BTL application Pin MODE. Output power estimation.  SE Bridge-Tied Load (BTL) External clock Noise.	14 14 15 16 17 17 17 17 17
12.1 12.2 12.3 13.1 13.2 13.3 13.3.1 13.3.2 13.4 13.5 13.6	Static characteristics  Dynamic characteristics  Switching characteristics Stereo and dual SE application characteristics.  Mono BTL application characteristics  Application information.  Mono BTL application Pin MODE. Output power estimation. SE. Bridge-Tied Load (BTL) External clock Noise. Heatsink requirements	14 14 15 16 17 17 17 17 17 18 18 19 19
12.1 12.2 12.3 13.1 13.2 13.3 13.3.1 13.3.2 13.4 13.5 13.6 13.7	Static characteristics  Dynamic characteristics  Switching characteristics Stereo and dual SE application characteristics.  Mono BTL application characteristics  Application information.  Mono BTL application Pin MODE. Output power estimation SE. Bridge-Tied Load (BTL) External clock Noise. Heatsink requirements Output current limiting.	14 14 15 16 17 17 17 17 18 18 19 20
12.1 12.2 12.3 13.1 13.2 13.3 13.3.1 13.3.2 13.4 13.5 13.6 13.7 13.8	Static characteristics  Dynamic characteristics  Switching characteristics Stereo and dual SE application characteristics.  Mono BTL application characteristics  Application information.  Mono BTL application Pin MODE. Output power estimation SE. Bridge-Tied Load (BTL) External clock Noise. Heatsink requirements Output current limiting. Pumping effects	14 14 15 16 17 17 17 17 17 18 18 19 19 20 21
12.1 12.2 12.3 13.1 13.2 13.3 13.3.1 13.3.2 13.4 13.5 13.6 13.7 13.8 13.9	Static characteristics  Dynamic characteristics  Switching characteristics Stereo and dual SE application characteristics  Mono BTL application characteristics  Application information.  Mono BTL application Pin MODE Output power estimation SE Bridge-Tied Load (BTL) External clock Noise Heatsink requirements Output current limiting. Pumping effects Application schematics	14 14 15 16 17 17 17 17 18 18 19 19 20 21 22
12.1 12.2 12.3 13.1 13.2 13.3 13.3.1 13.3.2 13.4 13.5 13.6 13.7 13.8 13.9 13.10	Static characteristics  Dynamic characteristics  Switching characteristics Stereo and dual SE application characteristics. Mono BTL application characteristics  Application information.  Mono BTL application Pin MODE. Output power estimation SE. Bridge-Tied Load (BTL) External clock Noise. Heatsink requirements Output current limiting. Pumping effects Application schematics Layout and grounding.	14 14 15 16 17 17 17 17 18 18 19 19 20 21 22 24
12 12.1 12.2 12.3 13 13.1 13.2 13.3 13.3	Static characteristics  Dynamic characteristics  Switching characteristics  Stereo and dual SE application characteristics.  Mono BTL application characteristics  Application information.  Mono BTL application.  Pin MODE.  Output power estimation.  SE.  Bridge-Tied Load (BTL)  External clock  Noise.  Heatsink requirements  Output current limiting.  Pumping effects  Application schematics  Layout and grounding  Curves measured in reference design	14 14 15 16 17 17 17 17 17 18 18 19 20 21 22 24 25
12.1 12.2 12.3 13.1 13.2 13.3 13.3.1 13.3.2 13.4 13.5 13.6 13.7 13.8 13.9 13.10 13.11	Static characteristics  Dynamic characteristics  Switching characteristics  Stereo and dual SE application characteristics.  Mono BTL application characteristics.  Application information.  Mono BTL application.  Pin MODE.  Output power estimation.  SE.  Bridge-Tied Load (BTL)  External clock  Noise.  Heatsink requirements  Output current limiting.  Pumping effects  Application schematics  Layout and grounding  Curves measured in reference design	14 14 15 16 17 17 17 17 18 18 19 20 21 22 24 25 34
12 12.1 12.2 12.3 13 13.1 13.2 13.3 13.3	Static characteristics  Dynamic characteristics  Switching characteristics  Stereo and dual SE application characteristics.  Mono BTL application characteristics  Application information.  Mono BTL application.  Pin MODE.  Output power estimation.  SE.  Bridge-Tied Load (BTL)  External clock  Noise.  Heatsink requirements  Output current limiting.  Pumping effects  Application schematics  Layout and grounding  Curves measured in reference design	14 14 15 16 17 17 17 17 18 18 19 20 21 22 24 25 34 36

15.2	Wave and reflow soldering
15.3	Wave soldering
15.4	Reflow soldering
16	Revision history 38
17	Legal information 39
17.1	Data sheet status
17.2	Definitions
17.3	Disclaimers
17.4	Trademarks
18	Contact information 39
19	Contents 40

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com