```
/////
// Opus16 CPU
// ISA : Instruction Set Architecture
//----
// Instructions are all lower case, check syntax
// example:
// addrp r5,pD; // add register r5 the value of pointer D
// a..f/A..F same for regs and pointers
// semicolon is an instruction terminator
// comments start after //
//-----
/////
// Notes:
// mark with * when register 0 is modified by any other instruction
// r0 (register 0) is not used after initialization
// r0 is a temporary register in operations involved
//
   inmediate values in arithmetic and logic
//
    register - pointer
//
   bit test or swap
//
// Counters:
// dcjz and dcjnz are always executed once
// the counter c0 to c3 should -1 of the expected loop count
// example, for a 8 loop the c# value is 7
//
/////
// Main defines
define RESET ADDR
                 'h0000 // Reset vector address, always address 0
define MAIN_ADDR
define BOOT_ADDR
                 'h0010 // Main entry address
                  'h3F00 // Boot loader address
define STACK LENGTH
                     64 //
  // Program Section, Protected area
  @RESET ADDR // Reset vector, fixed from 0 to 8
reset_v: jmp main ; // @'h000 reset vector
irq1_v: jmp hw_irq1 ; // @'h002 hardware irq vector
irq2_v: jmp hw_irq2 ; // @'h004 hardware irq vector
irq3_v: jmp hw_irq3 ; // @'h006 hardware irq vector
irq4_v: jmp hw_irq4 ; // @'h008 hardware irq vector
// Free from h000A to MAIN ADDR
@MAIN ADDR
main:
         nop
                       ; // no operation
         ldpv pF, stack ; // initialize stack pointer
```

```
// ARITHMETIC
lb arith:
           add
                  r1,r2
                             ; // r1 = r1 + r2
                  r3,r4
                            ; // r3 = r3 + r4 + CY
           adc
                                                           *r0
           addv
                 r5,'h1234 ; // r5 = 1234h
           addrp r6,p0
                             ; // r6 = (p0)
                                                            *r0
               r7,r8
                             ; // r7 = r7 - r8
           sub
           sbb
                             ; // r9 = r9 - ra - ~CY
                r9,ra
           subv rB,1
                             ; // rB = rB - 1
                                                           *r0
           subrp rC,p1
                             ; // rC = rC - p1
                                                           *r0
           // Logic
lb logic:
                  rD
                             ; // rD = \sim rD
           not
                             ; // r1 = \sim rD
                  rD,r1
           not
                             ; // rE = rE and rF
           and
                 rE,rF
           andv r1, 'hffff
                            ; // r1 = r1 and 'hffff
                                                          *r0
                             ; // r2 = r2 or r1
                 r2,r1
           or
                             ; // r3 = r3 or 10 hex
                                                           *r0
           orv
                 r3,'h1010
                r4,r5
                             ; // r4 = r4 xor r5
           xor
                                                           *r0
           xorv r6, 'h1010
                            ; // r6 = r6 xor 10 hex
           inc
                             ; // r7++
                 r7
                             ; // r8--
           dec
                 r8
           cmpr r9,rA
                             ; // r9-rA, set status flags
           cmprv rb, 'h0000
                            ; // rB-0, set status flags
                                                           *r0
                            ; // rC-p2, set status flags
                                                            *r0
           cmprp rc,p2
                r1
                             ; // r1<<1
           shl
                            ; // r2>>1
           shr
                 r2
           shl4 r3
                            ; // r3<<4
           shr4 r3
                             ; // r3>>4
           // MOVE
lb move:
           mvrr
                r3,r4
                             ; // r4 - r3
                             ; // p4 = r4
           mvrp
                  r4,p4
                             ; // r7 = p4
                  p4,r7
           mvpr
                             ; // p5 = p4
           mvpp
                p4,p5
                             ; // r4=r3, r3=r4
           swap
                 r3,r4
                             ; // p3=r4, r4=p3
                                                          *r0
           swapp r4,p3
           // LOAD
                             ; // counter #0 = 3
lb load:
           ldcv
               c0,3
                             ; // counter #1 = 9
           ldc
                  c1,r9
                             ; // r1 = (temp0)
           ldr
                  r1, temp0
                             ; // r2 = 3
           ldrv
                 r2,3
           ldrp
                r3,p1
                             ; // r3 = (p1)
                             ; // r4 = (p1+2)
           ldrx
                 r4,p1,2
           ldrpi
                             ; // r5 = (p2), p2++
                  r5,p2
                             ; // --p3, r6 = (p3)
           ldrpd r6,p3
           pull
                  r7,p4
                             ; // --p4, r7 = (p4)
           pop
                  r8,p5
                             ; // --p5, r8 = (p5)
                             ; // internal
           ldmam
                  m2
                            ; // page = 'h0aba
           ldpagv 'haba
           ldpag
                             ; // page = r9
                  r9
           // store group
lb store:
          str r6, temp0
                             ; // (temp0) = r6
```

```
; // (p4) = r1
           strx r2,p4,2
                  r1,p4
                              ; // (p4+2) = r2
           strpi r3,p5
                              ; // (p5) = r3, p5++
           push ra, p8
                             ; // (p8) = ra, p8++
           strpd rB,p9
                              ; // --p9, (p9) = rb
           // pointer group
                 lb pointer: ldp
                 pa,tempa
           ldpv
                  pc,rb
                             ; // pc = (pc+rb)
           ldpy
                  pd, tempa ; // (tempa) = pd
           stp
           incp
                             ; // pE++
                  рE
                              ; // pE--
           decp
                  ре
           // I/O group
lb io:
                  r1,port1
                             ; // r1 = (port1)
           inp
                              ; // r2 = (pC)
           inpp
                  r2,pc
                             ; // (port2) = r3
           outp r3, port2
           outpp r4,pd
                             ; // (pD) = r4
           // control transfer
main1:
           bra
                   main1
                         ; // branch to main
           // Jump Group, full address range
main2:
           dcjz c0,main2 ; // if c0=0 jump main2
                             ; // if c1<>0 jump main3
main3:
           dcjnz c1, main3
           jmp main4
                             ; // always jump main4
           jmp f1,main5 ; // if uflag 1 = 0 jump main5
jmp tA,main6 ; // if uflag a = 1 jump main6
jmpp pe ; // jump to (pe), address is to
main4:
main5:
                              ; // jump to (pe), address is the
main6:
contents of pE
                 subr1
                            ; // jump subr1, direct address
main7:
           jsr
                              ; // return from subr1
subr1:
           rts
           rti
                              ; // return from interrupt
           // User flags and single bit output port.
lb bits:
           uflag tE
                            ; // user flag E = 1
           uflag ff
                             ; // user flag F = 0
           uport ta
                             ; // oport a (10dec) = 1
           uport
                  fB
                              ; // oport b (11dec) = 0
           // Bit test
           bit r1,r2
                              ; // r1 and r2, cc affected
                  r3,'h0011
                              ; // r3 and 3, cc affected
                                                                *r0
           bitv
           // Interrupts
lb irq:
           cli
                              ; // disable interrupts
           sei
                              ; // enable interruts
                              ; // software interrupt / trap
swia:
           swi
               swia
           // Special intructions
//
           hwi
                              ; // do not use it
           stop
                              ; // output stop signal
```

```
// Interrupt vectors
 // Interrupt #1
hw irq1:
     uport t8
                ; // use with scope
     uport
        f8
     rti
     // Interrupt #2
                ; // for time
hw irq2:
     uport t9
        f9
     uport
     rti
     // Interrupt #3
hw irq3:
                ; // measurement
     uport tA
     uport
        fA
     rti
     // Interrupt #4
hw irq4:
     uport te
                ; // or logic analyzer
         fΕ
     uport
     rti
 // Data Section, Unprotected area
 // temporary data storage
temp0:
     dw 33 ; // one word and initialize with 33 decimal
     ds 5
          ; // reserve 5 words, uninitialized
tempa:
 // port are real I/O address in HW
 // here is for simulation only
     dw 'h0100 ; // address port1
port1:
     dw 'h0108 ; // address port2
port2:
```