


VLSI Circuit Design II– EHB 425E HOMEWORK VII Yiğit Bektaş GÜRSOY 040180063 Rana TİLKİ 040180741

Class Lecturer: Sıddıka Berna Örs Yalçın

Class Assistant: Yasin Fırat Kula

1- ALU Design



b) Selection Signals

- 1- GSel (4 bits) [3:0]: This is the main selection signal used to control the operation of the ALU. The bits of GSel serve different purposes: GSel[0]: This bit is used to select between using the B input or the immediate value (imm) as the second operand for the ALU operation.
 - If GSel[0] is 1, the immediate value is used as the second operand.
 - If GSel[0] is 0, the B input is used as the second operand.

GSel[3:1]: These 3 bits are used to select the specific operation to be performed by the ALU. The following cases are defined:

- 3'b000: AND operation
- 3'b001: OR operation
- 3'b010: XOR operation
- 3'b011: ADD/SUB operation
- 3'b100: Unsigned comparison and branch operations, or jump operations (JAL and JALR)
- 3'b101: Signed comparison and branch operations
- 2- branch_in (3 bits) [2:0]: This signal is used when GSel[3:1] is set to 3'b100 (unsigned branch) or 3'b101 (signed branch). It is responsible for selecting a specific branch operation based on its value:
 - 3'b000: Branch if less than (BLT)
 - 3'b001: Branch if greater than or equal (BGE)
 - 3'b010: Branch if equal (BEQ)

- 3'b011: Branch if not equal (BNE)
- 3'b100: Set less than (SLT)
- 3- JAL: This signal indicates a Jump and Link operation, used for branching to a new location and saving the return address.
- 4- JALR: This signal indicates a Jump and Link Register operation, used for branching to a new location based on the value in a register and saving the return address.
- 5- sub: This signal is used to indicate whether the ALU should perform an addition or a subtraction operation when GSel[3:1] is set to 3'b011 (ADD/SUB operation). If 'sub' is 1, the ALU performs subtraction; if 'sub' is 0, the ALU performs addition.

These selection signals are essential for controlling the functionality of the ALU, allowing it to perform a wide range of arithmetic, logic, and branching operations based on the input operands and the desired operation specified by the control signals.

c) Status Signals

- 1- CO (Carry Out): This signal represents the carry-out generated during an addition or subtraction operation. It is set when there is a carry or borrow generated in the most significant bit (MSB) of the result. In unsigned arithmetic, this signal can be used to detect overflow.
- 2- V (Overflow): This signal indicates when an overflow occurs during a signed arithmetic operation (addition or subtraction). An overflow occurs when the result of the operation is too large (positive overflow) or too small (negative overflow) to be represented within the given bit-width (32 bits in this case).
- 3- C (Carry): This signal represents the carry generated during an addition or subtraction operation. It is set when there is a carry or borrow generated in the most significant bit (MSB) of the result. In unsigned arithmetic, this signal can be used to detect overflow. Note that the 'C' signal is functionally similar to the 'CO' signal, but is used in different contexts within the module.
- 4- N (Negative): This signal is set when the result of the ALU operation is negative, i.e., when the most significant bit (MSB) of the result is 1. It helps to determine the sign of the result for signed operations.
- 5- Z (Zero): This signal is set when the result of the ALU operation is zero. The ZERO_DETECT module checks if all bits of the ALU output (G) are zero, and if so, it sets the 'Z' signal. This signal is useful for conditional branch instructions, such as BEQ (Branch if Equal) and BNE (Branch if Not Equal).


These status signals provide essential information about the outcome of the ALU operation, helping the control unit make decisions based on the result. They are used in various instructions like conditional branches, comparisons, and arithmetic operations to determine the flow of the program or to set the necessary flags in the processor's status register.


d) Purposes Sub-Blocks


- 1- AND: This sub-block performs a bitwise AND operation on the input operands (rs1 and rs2). It takes two inputs and produces an output where each bit is the result of a bitwise AND between the corresponding bits of the input operands. The AND operation is selected when GSel[3:1] is set to 3'b000.
- 2- OR: This sub-block performs a bitwise OR operation on the input operands (rs1 and rs2). It takes two inputs and produces an output where each bit is the result of a bitwise OR between the corresponding bits of the input operands. The OR operation is selected when GSel[3:1] is set to 3'b001.
- 3- XOR: This sub-block performs a bitwise XOR (exclusive OR) operation on the input operands (rs1 and rs2). It takes two inputs and produces an output where each bit is the result of a bitwise XOR between the corresponding bits of the input operands. The XOR operation is selected when GSel[3:1] is set to 3'b010.
- 4- CLA (Carry Lookahead Adder): This sub-block performs addition or subtraction on the input operands (cla_in1 and cla_in2) based on the 'sub' signal. The carry lookahead adder is an efficient implementation of an adder that can quickly propagate carry bits through the adder, reducing the overall delay. When GSel[3:1] is set to 3'b011, the CLA is used for ADD/SUB operations. In addition, the CLA is involved in executing branch and jump instructions (when GSel[3:1] is set to 3'b100 or 3'b101) as it calculates the new program counter (PC) value. The CLA sub-block also generates the status signals CO, V, C, and N.
- 5- ZERO_DETECT: This sub-block checks if the result of the ALU operation (G) is zero. If all bits of the ALU output are zero, the 'Z' (Zero) status signal is set. The ZERO_DETECT sub-block is involved in the execution of conditional branch instructions like BEQ (Branch if Equal) and BNE (Branch if Not Equal), as well as other instructions where the zero flag needs to be updated.

2- ALU

I. Behavioral Simulation Results







ALU block in testbench respectively AND, OR , XOR, ADDER, SUBSTRACTOR, branch A<B, branch A>=B, branch A=B, branch A!=B, G= (rs1 < rs2) ? 32'd1 : 32'd0, branch rs1<rs2 , branch rs1<rs2, JAL||JALR , branch, \$signed(A) < \$signed(B), \$signed(A) >= \$signed(B), G= (\$signed(rs1) < \$signed(rs2)) ? 32'd1 : It returns 32'd0. Looking at the graph and checking TCL from the console, it seems that all transactions are working correctly.

Constant_in	Branch_in	JAL	JALR	GSel	Function	Operation
0	00	0	0	0000	ADD	A+B
0	00	0	0	1000	SUB	A-B
1	00	0	0	0000	ADDI	A+IMM
0	00	0	0	0001	XOR	A^B
1	00	0	0	0001	XORI	A^IMM
0	00	0	0	0010	OR	A B
1	00	0	0	0010	ORI	A IMM
0	00	0	0	0011	AND	A&B
1	00	0	0	0011	ANDI	A&IMM
0	00	0	0	0101	SLT	IF A <b, 1<="" set="" td=""></b,>
1	00	0	0	0101	SLTI	IF A <imm, set1<="" td=""></imm,>
0	00	0	0	0100	SLTU	IF A <b(unsigned), SET 1</b(unsigned),
1	00	0	0	0100	SLTIU	IF A <imm(unsigned), SET 1</imm(unsigned),
0	01	0	0	0000	BEQ	IF A == B, PC += IMM
0	10	0	0	0000	BNE	IF A != B, PC += IMM
0	01	0	0	0101	BLT	IF A < B, PC += IMM
0	01	0	0	0100	BLTU	IF A < B (UNSIGNED), PC += IMM
0	10	0	0	0101	BGE	IF $A \ge B$, $PC += IMM$
0	10	0	0	0100	BGEU	IF $A \ge B$ (UNSIGNED), PC += IMM
0	00	1	0	0000	JAL	JUMP, PC += IMM
0	00	0	1	0000	JALR	JUMP, PC += IMM

```
[STEP 35]
[STEP 36]
[STEP 36]
[INFO]: Rounning Circuit Validity Checker ERC (log: designs/ALU/runs/run/logs/signoff/35-antenna.log)...
[INFO]: Saving current set of views in 'designs/ALU/runs/run/results/final'...
[INFO]: Saving current set of views in 'designs/ALU/runs/run/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Created mains of the set of reports...
[INFO]: Created manufacturability report at 'designs/ALU/runs/run/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/ALU/runs/run/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'designs/ALU/runs/run/reports/manufacturability.rpt'.
[INFO]: There are near anoust violations in the design at the typical corner. Please refer to 'designs/ALU/runs/run/reports/signoff/25-rcx_sta.slew.rpt'.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
[WARNING]: There are max fanout violations in the design at the typical corner. Please refer to 'designs/ALU/runs/run/reports/signoff/25-rcx_sta.slew.rpt'.
```

Cell Usage & Estimated Area

```
Open ▼ 🗐
   1
2 59. Printing statistics.
   4 === ALU ===
5
              Number of wires:
Number of wire bits:
Number of public wires:
Number of public wire bits:
Number of memories:
Number of memory bits:
Number of processes:
Number of cells:
$_ANDNOT_
$_AND_
$_MUX_
$_NAND_
$_NAND_
$_NOR_
$_NOR_
$_NOR_
$_NOR_
                                                                                                       1610
                                                                                                       1801
16
                                                                                                         176
 12
 13
14
15
                                                                                                         496
                                                                                                         358
                     $_NOR_
$_NOT_
$_ORNOT_
 18
19
20
21
22
23
24
25
                                                                                                         102
                                                                                                         65
285
                     $_OR_

$_XNOR_


$_XOR_

$ky130_fd_sc_hd__dlxtn_1
```

Estimated Area




Power Consumption




Fanout Report

Clock Report

Critical Path Delay





3- SHIFTER


- Purposes of control signals and selection signals
 - **1-** input [SIZE-1:0] A: This input signal represents the first operand, which will be shifted by the specified amount.
 - **2-** input [SIZE-1:0] B: This input signal represents the second operand, which can be used as the shift amount in some cases.
 - **3-** input [4:0] shamt: This input signal, short for "shift amount," specifies the number of positions to shift the operand A. This signal is used when an immediate value is provided for the shift amount.
 - **4-** input [1:0] shift_type: This input signal is a 2-bit control signal that selects the type of shift operation to be performed. The shift operations and their corresponding shift_type values are as follows:
 - o 2'b00: No operation (default)
 - o 2'b01: Shift Left Logical (SLL) / Shift Left Logical Immediate (SLLI)
 - 2'b10: Shift Right Logical (SRL) / Shift Right Logical Immediate (SRLI)
 - 2'b11: Shift Right Arithmetic (SRA) / Shift Right Arithmetic Immediate (SRAI)

These control signals are used in the always block to determine the type of shift operation to perform on the input operands A and B. The shift_type input signal is crucial in selecting the appropriate operation based on its value. The shamt input signal provides the shift amount, and depending on the value of shamt, the shift amount will either come from shamt or the lower 5 bits of input B.

SLL	Shift Left Logical	rd ← rs1 << rs2[4:0]	R-TYPE
SLLI	Shift Left Logical Immediate	rd ← rs1 << shamt	I-TYPE
SRL	Shift Right Logical	rd 4 rs1 >> rs2[4:0]	R-TYPE
SRLI	Shift Right Logical Immediate	rd ← rs1 >> shamt	I-TYPE
SRA	Shift Right Arithmetic	rd ← rs1 >>> rs2[4:0]	R-TYPE
SRAI	Shift Right Arithme	rd ← rs1 >>> shamt	I-TYPE

Behavioral Simulation

As you can see, the shifter block is working successfully. First, shift_type is selected, then if there is a shamt signal, that shift type is applied as much as the decimal value of the shamt, otherwise it is applied as the decimal value of the B value. Console output is given above. SLL shifts left, SRL shifts right, and SRA shifts arithmetically to the right, then fills in as much space as the most significant bit is.



```
PROBLEMS OUTPUT DEBUGCONSOLE TERMINAL

PS C:\Users\lenovo> cd Documents/hw6> iverilog -o Shifter_tb.vv Shifter_tb.v Shifter.v

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv Shifter_tv.v

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv


PS C:\Users\lenovo\Documents\hw6> iverilog -o Shifter_tb.vv

PS C:\Users\lenovo\Documents\hw6> iverilog -
```

Openlane results

```
[STEP 29]
[INFO]: Running XOR on the layouts using KLayout (log: designs/Shifter/runs/run/logs/signoff/29-xor.log)...
[INFO]: No XOR differences between KLayout and Magic gds.
[STEP 30]
[INFO]: Running Magic Spice Export from LEF (log: designs/Shifter/runs/run/logs/signoff/30-spice.log)...
[STEP 31]
[INFO]: Running Powered Verilog (logs: designs/Shifter/runs/run/logs/signoff/31-write_powered_def.log, designs/Shifter/runs/run/logs/signoff/31-write_powered_verilog.log)...
[STEP 32]
[INFO]: Writing Verilog (log: designs/Shifter/runs/run/logs/signoff/31-write_powered_verilog.log)...
[STEP 33]
[INFO]: Running LVS (log: designs/Shifter/runs/run/logs/signoff/33-lvs.lef.log)...
[STEP 34]
[INFO]: Running Magic DRC (log: designs/Shifter/runs/run/logs/signoff/34-drc.log)...
[INFO]: Running Magic DRC (log: designs/Shifter/runs/run/logs/signoff/35-antenna.log)...
[STEP 35]
[INFO]: Running OpenROAD Antenna Rule checker (log: designs/Shifter/runs/run/logs/signoff/35-antenna.log)...
[STEP 36]
[INFO]: Running Circuit Validity Checker ERC (log: designs/Shifter/runs/run/logs/signoff/36-erc_screen.log)...
[INFO]: Saving current set of vlews in 'designs/Shifter/runs/run/results/final'...
[INFO]: Saving runtime environment...
[INFO]: Saving runtime environment...
[INFO]: Foreated manufacturability report at 'designs/Shifter/runs/run/reports/manufacturability.rpt'.
[INFO]: Created manufacturability report at 'designs/Shifter/runs/run/reports/manufacturability.rpt'.
[INFO]: There are no max slew, max fanout or max capacitance violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[INFO]: Note that the following warnings have been generated:
[INFO]: Note that the following warnings have been generated:
```

Estimated Area



Open ▼ ₁ 2 61. Printing statistics. 4 === Shifter === 5 Number of wires: Number of public wires in Number of public wires: Number of public wire bits: Number of public wire bits: Number of public wire bits: Number of memories: Number of memory bits: Number of processes: Number of cells: sky130 fd sc hd a2110 2 sky130 fd sc hd a210 2 sky130 fd sc hd a210 2 sky130 fd sc hd a220 2 sky130 fd sc hd a320 2 sky130 fd sc hd a02 2 sky130 fd sc hd a02 2 sky130 fd sc hd a02 2 sky130 fd sc hd buf 1 sky130 fd sc hd buf 1 sky130 fd sc hd mux2 2 sky130 fd sc hd mux4 2 sky130 fd sc hd mor2 2 sky130 fd sc hd nor2 2 sky130 fd sc hd nor2 2 sky130 fd sc hd colla 2 Number of wires: 699 797 13 14 15 16 17 18 20 21 22 23 24 25 26 27 28 30 31 32 33 34 35 36 37 38 26 28 16 10 63 33 320 1 2 30 1 12 39 40 41 42 43 44 45 46 47

Cell Usage

```
1 |
2 53. Printing statistics.
   4 === Shifter ===
5
              Number of wires:
Number of wire bits:
Number of public wires:
Number of public wire bits:
Number of memories:
Number of memory bits:
Number of processes:
Number of cells:
$_ANDNOT_
$_AND_
$_AND_
$_MUZ_
$_NAND_
$_NAND_
$_NOR_
$_NOR_
$_NOT_
                Number of wires:
                                                                                                            618
   6
7
                                                                                                            103
                                                                                                                 0
13
14
15
16
17
18
19
20
21
22
                                                                                                               38
                                                                                                            26
522
                                                                                                                 1
5
                      $ NOT
                                                                                                               39
                      $_ORNOT_
                      $_OR_
                                                                                                               12
```


Clock Report

```
2-syn_sta.worst_slack.rpt
2 -----
3 report_worst_slack -max (Setup)
5 worst slack 2.16
report_worst_slack -min (Hold)
             10 worst slack 4.09
```

Critical Path

```
00
69 Startpoint: shift_type[1] (input port clocked by clk)
70 Endpoint: SHIFT_OUT[13] (output port clocked by clk)
71 Path Group: clk
72 Path Type: max
73
                                                                              Slew
                                                                                                     Delay
                                                                                                                                   Time
                                                                                                                                 0.00 clock clk (rise edge)
0.00 clock network delay (ideal)
2.00 ^ input external delay
2.04 ^ shift_type[1] (in)
shift_type[1] (net)
2.04 ^ _0770_/B (sky130_fd_sc_hd_and2_2)
2.17 ^ _0770_/X (sky130_fd_sc_hd_and2_2)
_0053_ (net)
2.17 ^ _0771_/A (sky130_fd_sc_hd_buf_1)
2.42 ^ _0771_/X (sky130_fd_sc_hd_buf_1)
_0054_ (net)
2.42 ^ _0772_/C (sky130_fd_sc_hd_and3_2)
2.64 ^ _0772_/X (sky130_fd_sc_hd_and3_2)
_0055_ (net)
2.64 ^ _0773_/A (sky130_fd_sc_hd_buf_1)
2.95 ^ _0773_/X (sky130_fd_sc_hd_buf_1)
          75 -----
                                                                             0.00
                                                                                                         0.00
                                                                                                          2.00
          79
80
81
                                                                              0.05
                                                                               0.05
                                                                               0.03
                                                  0.00
                                                                              0.03
                                                                                                         0.00
          84
          85
86
                                                  0.02
                                                                              0.28
                                                                                                         0.00
          87
          88
89
                                                                                                         0.22
                                  1
                                                  0.00
                                                                                                         0.00
                                                                              0.04
         90
0.03
                                                                                  0036 (net)
2.95 \ 0780 /Az (sky130 fd sc hd a210 2)
3.21 \ 0780 /Az (sky130 fd sc hd a210 2)
0063 (net)
3.21 \ 0780 /Az (sky130 fd sc hd a210 2)
0063 (net)
3.21 \ 0880 /A (sky130 fd sc hd buf 1)
3.55 \ 0883 /A (sky130 fd sc hd buf 1)
                                                                0.00
                                                                                 0.00
                  2 0.00
                                                                0.00
                                                                 0.00
                                                                0.00
                                                                0.00
                          0.03
                                                                                                  clock clk (rise edge)
clock network delay (ideal)
clock uncertainty
clock reconvergence pessimism
output external delay
data required time
                                                                                    2.17
                                                                                                  slack (MET)
```

Power consumptioon




4- FU

ALU module and shifter module are connected in this module. A and B inputs are similar, by defining one lot at the end of the house, it is aimed to leave the output of the ALU or to give the output of the shifter.

MUX 1'b0: ALU_OUT MUX 1'b1: SHIFT_OUT

Behavioral Simulation


As seen below, both shifter output and ALU output can be given. Shifter module and ALU module are connected here. As seen in the simulation, all operators are working successfully. Console output is given below.




```
PS C:\Users\lenovo\Documents\hw6> iverilog -o FU_tb.vvp FU_tb.v FU.v ALU.v OR.v AND.v CLA.v CLG.v XOR.v ZERO_DETECT.v Shifter.v PS C:\Users\lenovo\Documents\hw6> vvp FU_tb.vvp FU_tb.vvp FU_tb.v ALU.v OR.v AND.v CLA.v CLG.v XOR.v ZERO_DETECT.v Shifter.v PS C:\Users\lenovo\Documents\hw6> vvp FU_tb.vvp FU_tb.vvp FU_tb.vvp FU_tb.vv ALU.v OR.v AND.v CLA.v CLG.v XOR.v ZERO_DETECT.v Shifter.v PS C:\Users\lenovo\Documents\hw6> vvp FU_tb.vvp FU_tb.vvp FU_tb.vv ALU.v OR.v AND.v CLA.v CLG.v XOR.v ZERO_DETECT.v Shifter.v PS C:\Users\lenovo\Documents\hw6> vvp FU_tb.vvp FU_tb.vv FU_v ALU.v OR.v AND.v CLA.v CLG.v XOR.v ZERO_DETECT.v Shifter.v PS C:\Users\lenovo\Documents\hw6> vvp FU_tb.vvp FU_tb.vv FU_v ALU.v OR.v AND.v CLA.v CLG.v XOR.v ZERO_DETECT.v Shifter.v PS C:\Users\lenovo\Documents\hw6> vvp FU_tb.vvp FU_tb.vv OR.v AND.v CLA.v CLG.v XOR.v CLG.v XOR.v ZERO_DETECT.v Shifter.v PS C:\Users\lenovo\Documents\hw6> vvp FU_tb.vvp FU_tb.vv ALU.v OR.v AND.v CLA.v CLG.v XOR.v CLG.v XOR.v ZERO_DETECT.v Shifter.v PS C:\Users\lenovo\Documents\hw6> vvp FU_tb.vvp FU_tb.vv OR.v AND.v CLA.v CLG.v XOR.v CLG.v Shifter.v PS C:\Users\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Documents\lenovo\Docu
```

Openlane Results


Estimated Area



Power Consumption



Fanout Report



Clock Report



Critical Path Delay

