

06/04/2015 - W10

①

EHB 322E Digital Electronic Circuits SPRING 2015

Dynamic (CMOS) Logic



Dynamic : charges over time


Static : stabilizes over time

- Goals
- 1) No resistors
 - 2) No static power
 - 3) Fewer transistors compared to CMOS
 - 4) Faster than CMOS and PTL

- Drawbacks
- 1) Extra clock signal is needed
 - 2) Design is much more difficult compared to CMOS
 - 3) Output is floating (open) in some cases
worsening signal quality

Inverter with a Dynamic Logic





② If $CLK = 0V$ (Precharging)

OUT is V_{DD}

If $CLK = V_{DD}$ (Evaluation)


OUT is $V_{DD} - V_X$ (if \bar{X})

$$OUT = \overline{CLK} + CLK(\bar{X})$$

f^{\downarrow} (target function)

General Dynamic Logic

Given a target function f to be implemented



$$OUT = \overline{CLK} + CLK(f)$$


If f has a literal count n in factored form
 $n+2$ transistors are needed in Dynamic Logic

3)

Problems in Dynamic Logic (when out is floating)


① Charge leakage problem

Supposed that $f = 1$



OUT is open




Solution



4

② Charge-Sharing Problem

Suppose that $f=1$, $CLK=1$, $x_1=0$, $x_2=0 \rightarrow 1$
 $V_{a-initial}=0$



$$C_L \left| \frac{dV_{out}}{dt} \right| \approx C_a \left| \frac{dV_a}{dt} \right| \quad (I_C = I_{Cd})$$

$$\Rightarrow C_L \frac{\Delta V_{out}}{\Delta t} \approx C_a \frac{\Delta V_a}{\Delta t}$$

$$\Rightarrow \boxed{C_L \cdot \Delta V_{out} \approx C_a \cdot \Delta V_a}$$

$$V_{out-init}(t=0) = V_{DD} \quad V_{c-init}(t=0) = 0V$$

(5)

Two cases to stop current flow

$$(1) \quad V_{out-final} \geq V_{DD} - V_{TN} \quad \Delta V_{out} \leq V_{TN}$$

$$V_{a-final} = V_{DD} - V_{TN} \quad \Delta V_a = V_{DD} - V_{TN}$$

$$\frac{C_L}{C_a} = \frac{\Delta V_a}{\Delta V_{out}}$$

$$\boxed{\frac{C_L}{C_a} \geq \frac{V_{DD} - V_{TN}}{V_{TN}}}$$

should be satisfied

$$(2) \quad V_{out-final} < V_{DD} - V_{TN} \quad \Delta V_{out} > V_{TN}$$

$$V_{a-final} = V_{out-final} \quad \Delta V_a = V_{DD} - \Delta V_{out}$$

$$\frac{C_L}{C_a} = \frac{\Delta V_a}{\Delta V_{out}}$$

$$\boxed{\frac{C_L}{C_a} = \frac{V_{DD} - \Delta V_{out}}{\Delta V_{out}}}$$

\Rightarrow

$$\boxed{V_{out-final} = \frac{V_{DD} \cdot C_a}{C_a + C_L}}$$

should be avoided

Rx

$$C_a = 1pF$$

$$V_{DD} = 5V$$

$$V_{TN} = 1V$$

Determine $V_{out-final}$ if

$$a) \quad C_L = 5pF$$

$$b) \quad C_L = 3pF$$

Check if $\frac{C_L}{C_F} \geq \frac{V_{DD} - V_{TN}}{V_{TN}}$ is satisfied ⑥

$$a) \frac{5}{1} \geq \frac{4}{1} \checkmark \Rightarrow \Delta V_q = V_{DD} - V_{TN} = 4V$$


$$\Rightarrow \Delta V_{out} = \frac{\Delta V_q}{5} = 4/5 = \underline{\underline{0.8V}}$$

$$\Rightarrow V_{out-fund} = \underline{\underline{4.2V}}$$

$$b) \frac{3}{1} \geq 4 \times \Rightarrow V_{out-fund} = \frac{5 \cdot 1}{4} = \underline{\underline{1.25V}}$$



(too small)

— $V_{out-fund}$ can not be seen if T_1 is not large enough



— $V_{out-fund}$ might not be V_{DD} if T_2 is not large enough



2 Solutions



7

Delays in Dynamic Logic


- Inputs should be switched during the precharge ($CLK=0$) operation.



- t_{PLH} is determined by a single transistor

M_p

- t_{PHL} is determined by PDN and M_p



$$f = \bar{x}_2 \bar{x}_3 + \bar{x}_1$$

$$C_L = 1p, R_N = 1k, R_P = 2k$$

Neglect Internal MOS cap
Best case and worst case Delays?

$$t_{PLH}(WC, BC) = 0.69 \cdot 2k \cdot 1p$$

$$t_{PHL}(WC) = 0.69 \cdot 3k \cdot 1p \quad t_{PHL}(BC) = 0.69 \cdot 2.5k \cdot 1p$$