

Submit your homeworks to Furkan Peker (Room: 3207 EEF)

The diagram shows a D flip-flop implemented with four NAND gates and one inverter. The inputs are D and CLK. The outputs are Q and \bar{Q} . The CLK input is connected to the clock inputs of all four NAND gates. The D input is connected to the top input of the first NAND gate and to an inverter, whose output is connected to the top input of the second NAND gate. The outputs of the first and second NAND gates are connected to the inputs of the third and fourth NAND gates, respectively, forming a cross-coupled SR latch structure. The output of the third NAND gate is Q, and the output of the fourth NAND gate is \bar{Q} .

Note: Do not forget to attach SPICE *output file* prints to your homework!