

BLG 212E - Microprocessor Systems
MIDTERM EXAM

Resources are closed. Exam duration 90 minutes.

QUESTION 1) [15 points] Consider the Assembly program on right. Suppose pipelined processing method is used for Fetch-Decode-Execute-Write phases.

- Draw the table for pipelining showing instruction numbers and phases for each instruction.
- Find the total number of instruction cycles for the program.

```

1  START LDA A, <$1000>
2    CMP A, 0
3    BLT DEVAM
4    BRA END
5  DEVAM STA 0, <$1000>
6    END INT

```

QUESTION 2) [55 points]

A memory subsystem will be designed containing the following modules.
(Address bus is 13 bits, Data bus is 8-bits).

- Total 2 KB ROM memory, by using 1Kx8 bit ROM modules.
- Total 2 KB RAM memory, by using 1Kx8 bit RAM modules.
- All memory modules are in consecutive address map.

a) [25 points] Calculate the total capacity and the total used memory.

For each memory chip, write the address range (smallest and biggest addresses) with hexadecimal notation.

b) [30 points] Draw the memory design with all necessary connections.

(Address bus, Data bus, Chip select signals).

- Use an address decoder.
- Assume memory chip select signals are active high (1).

QUESTION 3) [30 points] Write an Assembly program to do followings.

- Define a symbol named SIZE which is equal to 5 (array size).
- Define a variable named ARRAY, each element is 1 byte.
- Initialize the array with values 10,3,8,6,7.
- Define a variable named EVEN_COUNT which is 1 byte.
- By looping, calculate the count of even numbers (EVEN_COUNT) in array.
- Note that if the rightmost bit of a number is 0, then it is an even number.

You may use the right-shift instruction to get rightmost bit into Carry flag and check the Carry flag.

INSTRUCTION SET

Transfer	Logic	Pseudo Directives	Branch - Compare	Branch - Compare
MOV Move	AND And	ORG Origin	CMP Compare	BIO Branch if overflow
LDA Load	OR Or	EQU Equal	BIT Bit test	BNO Branch if not overflow
STA Store	XOR Exclusive or	RMB Reserve memory bytes	BRA Branch	BIC Branch if carry
EXC Exchange	CLR Clear	DAT Data	JMP Jump	BNC Branch if not carry
CHN Change	SET Set	END End	JMC Jump conditionally	BIH Branch if half carry
Shift/Rotate	COM Complement	Arithmetic	BEQ Branch if equal	BNH Branch if not half carry
LSL Logical shift left	NFG Negate	ADD Add	BNE Branch if not equal	BSR Branch to subroutine
LSR Logical shift right	Operational	ADC Add with carry	BGT Branch if greater than equal	JSR Jump to subroutine
ASR Arithmetic shift right	PSH Push	SUB Subtract	BGE Branch if greater or equal	BSC Branch to subroutine conditionally
ROL Rotate left	PUL Pull	SUE Subtract with carry	BLT Branch if less than	JSC Jump to subroutine conditionally
ROR Rotate right	EIN Enable interrupt	MUL Multiply	BHI Branch if higher	
	DIN Disable interrupt	DIV Divide	BHE Branch if higher or equal	
	NOP No operation	INC Increment	BLO Branch if lower	
	INT Interrupt	DEC Decrement		
	RTS Return from subroutine			
	RTI Return from interrupt			