

DIGITAL SYSTEM DESIGN APPLICATION – EHB 436E

Experiment II

Yiğit Bektaş GÜRSOY

040180063

Class Lecturer: Sıddıka Berna Örs Yalçın

Class Assistant:
Serdar Duran
Yasin Fırat Kula
Mehmet Onur Demirtürk

1. DECODER

• Truth table of a 4x16 Decoder

I 3	I ₂	I ₁	Io	Oo	O ₁	O ₂	O ₃	O 4	O ₅	O 6	O 7	O 8	O 9	O ₁₀	O ₁₁	O ₁₂	O ₁₃	O ₁₄	O ₁₅
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

 DECODER Verilog code, testbench code and behavioral simulation wave screen-shots

```
module Top_Module(
    input [7:0]SW,
    input [3:0]BTN,
    output [7:0]LED,
    output [6:0]CAT,
    output [3:0]AN,
    output [0:0]DP
    );

DECODER DECODER1(
    .IN(SW[3:0]),
    .OUT({DP,CAT,LED})
);

assign AN = 4'b1110;
```


TEST BENCH CODE

```
`timescale 1ns / 1ps
module Top_Module_tb();
    reg [7:0]SW;
reg [3:0]BTN;
    wire [7:0] LED;
    wire [6:0]CAT;
    wire [3:0]AN;
    wire [0:0]DP;
    Top Module DUT(
        .SW(SW),
        .BTN (BTN),
        .LED (LED) ,
         .CAT (CAT),
        .AN(AN),
         .DP(DP)
        );
         initial
        begin
        SW[3:0] = 4'h0;
#10 SW[3:0] = 4'h1;
        #10 SW[3:0] = 4'h2;
        #10 SW[3:0] = 4'h3;
         #10 SW[3:0] = 4'h4;
         #10 SW[3:0] = 4'h5;
         #10 SW[3:0] = 4'h6;
         #10 SW[3:0] = 4'h7;
         #10 SW[3:0] = 4'h8;
        #10 SW[3:0] = 4'h9;
         #10 SW[3:0] = 4'hA;
         #10 SW[3:0] = 4'hB;
         #10 SW[3:0] = 4'hC;
         #10 SW[3:0] = 4'hD;
        #10 SW[3:0] = 4'hE;
         #10 SW[3:0] = 4'hF;
        #10 $finish;
        end
endmodule
```


BEHAVIORAL SIMULATION



• RTL schematic




• Technology Schematic




> As seen in the technology schematic, we have LUT4s. There are 16 different logic expressions in the diagram. Except for the bit that corresponds to the output of LUT4, the other inputs take the value 0 (corresponding to 0101 ==> 5th output). Under these conditions, LUT4 gets 1 in logical expression. its Combining LUTs this way creates the decoder.

• Greates Delay of Decoder



- ➤ Greatest delay of the implemented design is 8.278ns.
- Greatest Delay of Decoder After Timing Constrait

Q Combinational Delays




Instead of the 10ns delay written on the leaflet, I observed 8.278ns delay. Then I set the maximum delay to 8ns from the edit timing constraint part. The relevant results are indicated in the photo above.

2. PRIORITY ENCODER


• Truth Table

\mathbf{D}_3	\mathbf{D}_2	\mathbf{D}_1	\mathbf{D}_0	OUT ₀	OUT ₁	V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

• Karnaugh Map



• Hand Drawn Schematic



```
module ENCODER(
    input [3:0]IN,
    output [1:0]OUT,
    output [0:0]V
    );
    assign OUT[0] = (IN[3]) | (IN[1] &
    ~(IN[2]));
    assign OUT[1] = IN[3] | IN[2];
    assign V = (IN[0]) | (IN[1]) |
    (IN[2]) | (IN[3]);
endmodule
```

```
module Top_Module(
   input [7:0]SW,
   input [3:0]BTN,
   output [7:0]LED,
   output [6:0]CAT,
   output [0:0]DP
);
   ENCODER ENCODER1(
   .IN(SW[3:0]),
   .OUT(LED[1:0]),
   .V(LED[7])
);
```


TESTBENCH CODE

```
module Top_Module_tb();
    reg [7:0]SW;
reg [3:0]BTN;
    wire [7:0] LED;
    wire [6:0]CAT;
    wire [3:0]AN;
wire [0:0]DP;
    Top_Module DUT(
         .SW(SW),
         .BTN (BTN),
         .LED(LED),
         .CAT (CAT),
         .AN(AN),
         .DP(DP)
         );
         initial
         begin
         SW[3:0] = 4'h0;
#10 SW[3:0] = 4'h1;
         #10 SW[3:0] = 4'h2;
         #10 SW[3:0] = 4'h3;
         #10 SW[3:0] = 4'h4;
#10 SW[3:0] = 4'h5;
#10 SW[3:0] = 4'h6;
         #10 SW[3:0] = 4'h7;
         #10 SW[3:0] = 4'h8;
         #10 SW[3:0] = 4'h9;
         #10 SW[3:0] = 4'hA;
         #10 SW[3:0] = 4'hB;
         #10 SW[3:0] = 4'hC;
         #10 SW[3:0] = 4'hD;
         #10 SW[3:0] = 4'hE;
         #10 SW[3:0] = 4'hF;
         #10 $finish;
         end
endmodule
```


BEHAVIORAL SIMULATION



• RTL schematic



• Technology schematic



- > 5 or gate 1 and gate and 1 note gate are used as seen in the RTL schematic. Total of 7 transactions were made.
- ➤ In the technology schematic, LUT4, LUT3 and LUT2 are used. They were accompanied by 4 buffers at their entrances and 3 buffers at their exits. A total of 7 buffers were used.


VERILOG CODE


(Case Structure of Encoder)

```
module ENCODER (
   input [3:0] IN,
   output reg [1:0]OUT,
   output reg [0:0]V
   );
        always@(IN)
   begin
        casez (IN)
            begin
                OUT = 2'b??;
                V = 1'b0;
            end
            4'b0001:
            begin
                OUT = 2'b00;
                V = 1'b1;
            4'b001?:
            begin
                OUT = 2'b01;
                V = 1'b1;
            4'b01??:
            begin
                OUT = 2'b10;
                V = 1'b1;
            4'b1???:
            begin
                OUT = 2'b11;
                V = 1'b1;
            end
        endcase
   end
endmodule
```

• Implementation results


> Timing and utilization report of the behavioral design.





> Timing and utilization report of the structural design.

Q Combinational Delays										
From Port	To Port	M ~ 1	Max Process Corner	Min Delay	Min Process Corner					
		7.254	SLOW	2.400	FAST					
		6.982	SLOW	2.312	FAST					
	√□ V[0]	6.930	SLOW	2.310	FAST					
	√□ V[0]	6.719	SLOW	2.224	FAST					
	√□ V[0]	6.661	SLOW	2.223	FAST					
		6.612	SLOW	2.198	FAST					
		6.570	SLOW	2.182	FAST					
	√□ V[0]	6.280	SLOW	2.087	FAST					
□ IN[3]	■ OUT[1]	6.244	SLOW	2.074	FAST					



➤ There is a serious difference between the field uses that are not suitable for general use. It performs better in behavioral designs than in delay performances. They have less delays than behavioral designs.

3. MULTIPLEXER

```
module MUX(
    input [3:0]D,
    input [1:0]S,
    output reg [0:0]0);
    wire y0, y1, y2, y3;
    assign y0 = D[0] && \sim S[0] &&
~S[1];
    assign y1 = D[1] \&\& ~S[0] \&\&
S[1];
    assign y2 = D[2] \&\& S[0] \&\&
~S[1];
    assign y3 = D[3] \&\& S[0] \&\&
S[1];
    assign 0 = y0 || y1 || y2 ||
у3;
endmodule
```


```
module Top_Module(
    input [7:0]SW,
    input [3:0]BTN,
    output [7:0]LED,
    output [6:0]CAT,
    output [3:0]AN,
    output [0:0]DP
    );

MUX MUX1(
    .D(SW[3:0]),
    .S(BTN[1:0]),
    .O(LED[0]));
```

TESTBENCH CODE


```
module Top_Module_tb();
                  reg [7:0]SW;
                   reg [3:0]BTN;
                   wire [7:0] LED;
                   wire [6:0]CAT;
                   wire [3:0]AN;
                   wire [0:0]DP;
                   Top Module DUT(
                                      .SW(SW).
                                       .BTN (BTN),
                                       .LED (LED) ,
                                      .CAT (CAT),
                                       .AN(AN),
                                       .DP(DP)
                                      );
                                      initial
                                     begin
                                     SW[3:0] = 4'b0000; #10 BTN[2:0] = 2'h0; #10 BTN[2:0] = 2'h1; #10 BTN[2:0] = 2'h2; #10 BTN[2:0] = 2'h3; #10 SW[3:0] = 4'b0001; #10 BTN[2:0] = 2'h0; #10 BTN[2:0] = 2'h1; #10 BTN[2:0] = 2'h2; #10 BTN[2:0] = 2'h3; #10 SW[3:0] = 4'b0010; #10 BTN[2:0] = 2'h0; #10 BTN[2:0] = 2'h1; #10 BTN[2:0] = 2'h2; #10 BTN[2:0] = 2'h3; #10 SW[3:0] = 4'b0100; #10 BTN[2:0] = 2'h0; #10 BTN[2:0] = 2'h3; #10 B
                                     #10 SW[3:0] = 4'b0010; #10 BTN[2:0] = 2'h0; #10
#10 SW[3:0] = 4'b0100; #10 BTN[2:0] = 2'h0; #10
                                                                                                                                                                                                                                                                          BTN[2:0] = 2'h1;#10 BTN[2:0] = 2'h2;#10 BTN[2:0] = 2'h3;
                                       #10 SW[3:0] = 4'b1000; #10 BTN[2:0] = 2'h0; #10 BTN[2:0] = 2'h1; #10 BTN[2:0] = 2'h2; #10 BTN[2:0] = 2'h3;
                                      #10 $finish;
                                      end
```

BEHAVIORAL SIMULATION




• RTL schematic

endmodule



• Technology schematic



VERILOG CODE

(Case Structure of MUX)


```
module MUX(
   input [3:0]D,
   input [1:0]S,
   output reg [0:0]O);

always @(D,S)
begin
   case (S)
        2'b00: O = D[0];
        2'b01: O = D[1];
        2'b10: O = D[2];
        2'b11: O = D[3];
   endcase
   end
endmodule
```


• Implementation results

> Timing and utilization report of the behavioral design.

Q Combinational Delays											
From Port	To Port	Max 1 Delay	Max Process Corner	Min Delay	Min Process Corner						
D[0]	□ O[0]	6.931	SLOW	2.297	FAST						
	□ O[0]	6.807	SLOW	2.246	FAST						
□ D[2]	□ O[0]	6.587	SLOW	2.174	FAST						
□ D[3]	□ O[0]	6.498	SLOW	2.147	FAST						
□ D[1]	□ O[0]	6.422	SLOW	2.116	FAST						
□ S[0]	□ O[0]	6.287	SLOW	2.082	FAST						



Timing and utilization report of the structural design.



Delay times and area are very similar in between structural and behavioral design.

4. DEMULTIPLEXER

```
module DEMUX (
    input [0:0]D,
    input [1:0]S,
    output [3:0]0
    wire s0_not, s1_not;
    NOT_gate NOT1(.I1(S[0]), .O(s0_not));
    NOT_gate NOT2(.I1(S[1]), .O(s1_not));
     wire y0,y1,y2,y3;
    AND gate AND1( .I1(s0 not),
.I2(s1_not), .O(y0);
    AND_gate AND2( .I1(s0_not), .I2(S[1]),
.0(y1));
    AND gate AND3( .I1(S[0]), .I2(s1 not),
.0(y2));
    AND gate AND4( .I1(S[0]), .I2(S[1]),
.O(y3));
    TRI TRI1( .I(D[0]), .E(y0), .O(O[0]));
TRI TRI2( .I(D[0]), .E(y1), .O(O[1]));
TRI TRI3( .I(D[0]), .E(y2), .O(O[2]));
    TRI TRI4( .I(D[0]), .E(y3), .O(O[3]));
endmodule
```

```
module Top_Module(
    input [7:0]SW,
    input [3:0]BTN,
    output [7:0]LED,
    output [3:0]AN,
    output [3:0]AN,
    output [0:0]DP
    );

DEMUX DEMUX1(
    .D(SW[0]),
    .S(BTN[1:0]),
    .O(LED[3:0]));

endmodule
```


TESTBENCH CODE

```
module Top_Module_tb();
     reg [7:0]SW;
     reg [3:0]BTN;
     wire [7:0] LED;
     wire [6:0]CAT;
     wire [3:0]AN;
     wire [0:0]DP;
     Top_Module DUT(
           .SW(SW),
           .BTN (BTN),
           .LED (LED) ,
           .CAT (CAT),
           .AN(AN),
           .DP(DP)
           );
           initial
           begin
           SW[0]= 1'b0; #10 BTN[1:0] = 2'h0; #10 BTN[1:0] = 2'h1; #10 BTN[1:0] = 2'h1; #10 BTN[1:0] = 2'h2; #10 BTN[1:0] = 2'h3; #10 SW[0]= 1'b1; #10 BTN[1:0] = 2'h0; #10 BTN[1:0] = 2'h1; #10 BTN[1:0] = 2'h2; #10 BTN[1:0] = 2'h3;
           #10 $finish;
           end
endmodule
```

BEHAVIORAL SIMULATION



• RTL schematic



• Technology schematic

