

30/03/2015 - W9

①

EEB 322E Digital Electronic Circuits SPRING 2015

Pass-Transistor Logic (PTL)

Goals 1) No resistors

2) No static power

3) Using fewer transistors compared to CMOS




Target function: f with a literal count n is factored form

Implementing	Pseudo NMOS	Pseudo PMOS	CMOS	PTL
Area	\square NMOS transistors + 1 load (resistor)	n PMOS transistors + 1 load (resistor)	$2n$ transistors (n NMOS, n PMOS)	$\approx n$ transistors <u>best</u>
Power	$SP \geq 0$	$SP \geq 0$	$SP = 0$ <u>best</u>	$SP = 0$ <u>best</u>
Signal quality and integration	average	average	<u>best</u>	restoration is needed <u>worst</u>

f_x




$$f = \overline{x_1 x_2} = \overline{x_1} + \overline{x_2} \quad (\text{NAND})$$

x_1	x_2	f
0	0	1
0	1	1
1	0	1
1	1	0

Switching network	Pseudo NMOS	Pseudo PMOS
		

How about PTL

Main idea is using a single transistor for a switch



How to implement


$$f = \overline{x_1} + \overline{x_2}$$



3


$$f = \overline{x_1} + \overline{x_2}$$

1) Replacing each switch with a transistor



x_1	x_2	f	
0	0	1	✓
0	1	1	✓
1	0	1	✓
1	1	0	floating X

- output should not be open (floating)




3.) $f = \overline{x_1} + \overline{x_2}$

$= \overline{x_1} (x_2 + \overline{x_2}) + \overline{x_2} (x_1 + \overline{x_1})$

$= \overline{x_1} x_2 + \overline{x_1} \overline{x_2} + x_1 \overline{x_2} + \overline{x_1} \overline{x_2}$

$f = \overline{x_1} \overline{x_2} + \overline{x_1}$ (Shannon's expansion)



x_1	x_2	f	
0	0	1	✓
0	1	1	✓
1	0	1	✓
1	1	0	✓


2 transistors

How to design a PTL circuit

Rule: Output should always be connected to either $\underline{\underline{GND}}$ or $\underline{\underline{V_{DD}}}$

- Output should not be open

- Output should not be connected to both V_{DD} and GND




5

How to satisfy the rule?

With shannon's expansion:

$$f = x_1(x_2(\text{①}) + \bar{x}_2(\text{②})) + \bar{x}_1(x_2(\text{③}) + \bar{x}_2(\text{④}))$$




satisfy the rule
only one path exists
between inputs and
output.

bx

$$f = x_1 x_2 \bar{x}_3 + x_1 x_3 + \bar{x}_1 \bar{x}_2 \quad \text{ordering } x_1 - x_2 - x_3$$

$$= x_1(x_2 \bar{x}_3 + x_3) + \bar{x}_1(\bar{x}_2)$$


$$f = x_1(x_2 \bar{x}_3 + x_3(x_2 + \bar{x}_2)) + \bar{x}_1(x_2 \cdot 0 + \bar{x}_2 \cdot 1)$$



not the optimum
solution
in terms of the #
of switches


How to find the optimum sol. (6)

$$f = x_1 (x_2 \bar{x}_3 + x_3) + \bar{x}_1 (\bar{x}_2)$$



$$(x_1 = 1, x_2 = 1, x_3 = (0 \text{ or } 1))$$

notes the output connected to both 0 and 1
- static power consumption is not zero



$$(x_1 = 1, x_2 = 0, x_3 = 0)$$

notes the output - open

7

$$3) f = x_1 (x_2 \bar{x}_3 + x_3) + \bar{x}_1 (\bar{x}_2)$$

ordering $x_1 - x_2 - x_3$


$$f = x_1 (x_2 \bar{x}_3 + x_3) + \bar{x}_1 (\bar{x}_2) \rightarrow \text{done}$$

\swarrow
 no x_2
 not done

$$f = x_1 (x_2 \bar{x}_3 + x_2 x_3 + \bar{x}_2 x_3) + \bar{x}_1 (\bar{x}_2)$$

$$= x_1 (x_2 1 + \bar{x}_2 x_3) + \bar{x}_1 (\bar{x}_2)$$

done done



might not be optimum


Note that ordering is important (n variable \downarrow n! ordering)

8

- Ordering is important
- Shannon's expansion does not necessarily result in an optimum solutions.
- Finding an optimum solution is an NP complete problem in circuit complexity.


How to implement switches in PTL

- 1) NMOS
- 2) PMOS
- 3) Both NMOS and PMOS




If $V_{in2} = 0$ then open circuit


If $V_{in2} = 1$ to make $I \neq 0$




9





Draw x , y , and z (cont)



If f used as input




② PMOS




If $V_{in2} = 1$ open

If $V_{in2} = 0$ to node z




③ NMOS and PMOS



If $V_{IN2} = 0$ transistors are open




If $V_{IN2} = V_{DD}$ to make R_{LO}



best one at the cost of using
doubled # of trans.

11



Delay of PTL



$V_{IN1} = 0$, transistors are ON

$R_N || R_P$ is relatively constant

12



Delay at V_{out}

$$t_{PWL} = t_{PLH} = 0.69 \left[C_1(R) + C_2(2R) + C_N(NR) \right]$$

If $C_1 = C_2 = \dots = C_N = C$ then

$$t_{PWL} = t_{PLH} = 0.69 \cdot C \cdot R \left(\frac{N(N+1)}{2} \right)$$

Ex $f = x_1 x_2 + x_1 x_3 + x_2 x_3$

Implement f with PTL using NMOS and PMOS transistors. Determine WC and BC. t_{PWL} and t_{PLH} .

Each node has a equivalent cap. of $1fF$.

$$R_{n1} = 8k\Omega, R_{p2} = 8k\Omega$$

(13)

ordering $x_1 - x_2 - x_3$

$$f = x_1 x_2 + x_1 x_3 + x_2 x_3$$

all the terms should include x_1 or \bar{x}_1


$$f = x_1 x_2 + x_1 x_3 + (x_1 + \bar{x}_1) x_2 x_3$$

$$f = x_1 (x_2 + x_3) + \bar{x}_1 (x_2 x_3)$$

 $x_2 \checkmark$ $\text{no } x_2$ $x_2 \checkmark$


$$f = x_1 (x_2 + (x_2 + \bar{x}_2) x_3) + \bar{x}_1 (x_2 x_3)$$

$$= x_1 (x_2(1) + \bar{x}_2(x_3)) + \bar{x}_1 (x_2(x_3) + \bar{x}_2(0))$$



t_{PLH-BC}

(14)



t_{PLH}

① Best case
 $x_1 = 0 \rightarrow 1$

$x_2 = 1 \bullet$

$x_3 = 0 \bullet$

$V_{x-init} = V_{DD}$

② Worst case
 $x_1 = 1 \bullet$

$x_2 = 0 \bullet$

$x_3 = 0 \rightarrow 1$

$V_{x-init} = 0$

t_{PLH}

① Best case
 $x_1 = 1 \rightarrow 0$

$x_2 = 0 \bullet$

$x_3 = 1 \bullet$

$V_{y-init} = 0$

② Worst case
 $x_1 = 0$

$x_2 = 1$

$x_3 = 1 \rightarrow 0$

$V_{y-init} = V_{DD}$

$$t_{PLH-BC} = 0.69(2\log C) \quad t_{PLH-WC} = 0.69(\log C + 2\log C)$$

$R_{eq} = 4k$

$$t_{PLH-BC} = 0.69(2\log C) \quad t_{PLH-WC} = 0.69(\log C + 2\log C)$$


$C = 18F$

$$= 5.52 ps$$

$$= 8.28 ps$$

PTL power consumption

① Energy consumed in charging for CMOS A TL



$$P_{s-pp} = \int_0^{\infty} I_c(t) \cdot V_{DD} dt$$

$$I_c(t) = C_L \frac{dV_c(t)}{dt} \quad V_c = V_{out}$$

$$\Rightarrow P_{s-pp} = C_L V_{DD} \int_0^{V_{DD}-V_{TN}} dV_{out}$$


$$\Rightarrow \boxed{P_{s-pp} = C_L V_{DD} (V_{DD} - V_{TN})}$$

$$E_{st} = \int_0^{\infty} I_c(t) V_c(t) dt = C_L \int_0^{V_{DD}-V_{TN}} V_{out} dV_{out}$$

$$\Rightarrow E_{st} = \boxed{\frac{C_L (V_{DD} - V_{TN})^2}{2}}$$

$$E_{consumed} = E_c = E_{ps} - E_{st} = C_L (V_{DD} - V_{TN}) \left(V_{DD} - \frac{V_{DD} - V_{TN}}{2} \right)$$

② Energy consumed in discharging for CMOS PTL (16)



$$P_{spp} = E_{st}(\text{charging}) = C_L \frac{(V_{DD} - V_{TN})^2}{2}$$

$$P_{st} = 0$$

$$P_c = P_{spp} = \frac{C_L (V_{DD} - V_{TN})^2}{2}$$

$$E_{c\text{-total}} = C_L V_{DD} (V_{DD} - V_{TN})$$

$$P_{av} = E_{c\text{-total}} \cdot f \rightarrow \text{input signal frequency}$$

PMOS PTL

$$E_{c\text{-total}} = C_L V_{DD} (V_{DD} + V_{TP})$$

$$P_{av} = E_{c\text{-total}} \cdot f$$

NMOS and PMOS PTL

$$E_{c\text{-total}} = C_L V_{DD}^2$$

$$P_{av} = E_{c\text{-total}} \cdot f$$