

DIGITAL SYSTEM DESIGN APPLICATION – EHB 436E

Experiment IV

Yiğit Bektaş GÜRSOY

040180063

Class Lecturer: Sıddıka Berna Örs Yalçın

Class Assistant:
Serdar Duran
Yasin Fırat Kula
Mehmet Onur Demirtürk

1. HALF ADDER

• Verilog Code


```
module HA(
   input X,
   input Y,

   output COUT,
   output S
);


assign COUT = X & Y; //CARRY
   assign S = X ^ Y; //SUM
endmodule
```

Testbench Code

• RTL Schematic




• Technology Schematic



• There are 2 LUT2 in technology schematic.

• Combinational Delay



• The maximum delay in my circuit is 6.968ns.

2. FULL ADDER

• Verilog Code

```
module FA(
    input X,
    input Y,
input CIN,
    output COUT,
    output S
    );
    wire signal_1;
    wire signal_2;
wire signal_3;
    HA halfadder1 ( .X(X),
                        .COUT(signal_1),
.S(signal_2)
    HA halfadder2 ( .X(signal_2),
                        .Y(CIN),
                        .COUT(signal_3),
                        .S(S)
                        );
    assign COUT = signal_3 | signal_1;
endmodule
```

• Testbench Code

```
//FULL ADDER TEST BENCH
module FA_tb();
       reg X;
       reg Y;
       reg CIN;
       wire COUT;
wire SUM;
       FA DUT(.X(X),
                    .Y(Y),
                    .CIN(CIN),
                     .COUT(COUT),
                     .S(SUM)
       initial
              begin
              #10 X = 1'b0; Y = 1'b0; CIN = 1'b0;
#10 X = 1'b0; Y = 1'b0; CIN = 1'b1;
#10 X = 1'b0; Y = 1'b1; CIN = 1'b0;
               #10 X = 1'b0; Y = 1'b1; CIN = 1'b1;
              #10 X = 1'b0; Y = 1'b1; CIN = 1'b1;


#10 X = 1'b1; Y = 1'b0; CIN = 1'b0;

#10 X = 1'b1; Y = 1'b0; CIN = 1'b1;


#10 X = 1'b1; Y = 1'b1; CIN = 1'b0;

#10 X = 1'b1; Y = 1'b1; CIN = 1'b1;
               #10 $finish;
               end
       endmodule
```


• Full-adder Circuit




• RTL Schematic



• Technology Schematic



- There are 2 LUT3 in technology schematic.
- Combinational Delay



• The maximum delay in my circuit is 6.9ns.

3. RIPPLE CARRY ADDER

Verilog Code


```
module RCA(
    input [3:0]X,
input [3:0]Y,
input CIN,
    output COUT,
    output [3:0]S
    );
    wire c1,c2,c3,c4;
     FA fulladder1(
        .X(X[0]),
.Y(Y[0]),
         .CIN(CIN),
         .COUT(c1),
         .S(S[0])
);
     FA fulladder2(
         .X(X[1]),
         .Y(Y[1]),
         .CIN(c1),
         .COUT(c2),
         .S(S[1])
         );
    FA fulladder3(
         .X(X[2]),
.Y(Y[2]),
         .CIN(c2),
         .COUT(c3),
         .S(S[2]);
    FA fulladder4(
         .X(X[3]),
         .Y(Y[3]),
         .CIN(c3),
         .COUT (COUT) ,
         .S(S[3])
         );
```

endmodule


• Testbench Code

```
//RIPPLE CARRY ADDER TEST BENCH
module RCA_tb();
    reg [3:0]X;
reg [3:0]Y;
     reg CIN;
     wire COUT;
     wire [3:0] SUM;
     RCA DUT(.X(X),
               .Y(Y),
               .CIN(CIN),
               .COUT (COUT) ,
               .S(SUM)
     initial
         begin
          X = 4'b00000; Y = 4'b00000; CIN = 1'b0;
          #10 X = 4'b1110 ; Y = 4'b0011; CIN = 1'b1;
#10 X = 4'b0110 ; Y = 4'b1100; CIN = 1'b0;
          \#10 X = 4'b0011 ; Y = 4'b1010; CIN = 1'b1;
          \#10 X = 4'b1000 ; Y = 4'b1111; CIN = 1'b0;
          \#10 X = 4'b1111 ; Y = 4'b0101; CIN = 1'b1;
          #10 X = 4'b1001; Y = 4'b1100; CIN = 1'b0;
#10 X = 4'b1101; Y = 4'b1111; CIN = 1'b1;
          #10 $finish;
          end
     endmodule
```

• RTL Schematic




Technology Schematic



• There are 4 LUT5 and 2 LUT3 in technology schematic.

• Combinational Delay



• The maximum delay in my circuit is 7.819ns.

4. RIPPLE CARRY ADDER WITH GENERATE FOR

• Verilog Code

```
module parametric RCA #( parameter
SIZE=4)
    input [SIZE-1:0]X,
    input [SIZE-1:0]Y,
    input CIN,
    output COUT,
    output [SIZE-1:0]S
    wire [SIZE:0]signal;
    assign signal[0] = CIN;
    genvar i;
    generate
    for(i = 0; i < SIZE; i = i + 1)</pre>
        begin: generated FA
        FA fulladder(
            X[i],
            Y[i],
            signal[i],
            signal[i+1],
            S[i]
            );
        end
    endgenerate
    assign COUT = signal[SIZE];
endmodule
```

• 4-bit wide Testbench Code

```
module parametric_RCA_tb();
     parameter SIZ\overline{E} = \overline{4};
     reg [SIZE-1:0]X;
     reg [SIZE-1:0]Y;
     reg CIN;
     wire COUT;
     wire [SIZE-1:0]S;
     parametric_RCA #(
                          .SIZE (SIZE)
     RCA1 (.X(X),
          .Y(Y),
.CIN(CIN),
           .COUT (COUT) ,
           .S(S));
     initial
          begin
          X = 4'b0011; Y = 4'b0011; CIN = 1'b1;
#10 X = 4'b0110; Y = 4'b1000; CIN = 1'b0;
          #10 X = 4'b0011; Y = 4'b1000; CIN = 1'b1;
          #10 X = 4'b0011; Y = 4'b1100; CIN = 1'b0;
#10 X = 4'b0001; Y = 4'b0111; CIN = 1'b1;
          #10 $finish;
          end
endmodule
```


• 4-bit wide simulation result



• 8-bit wide testbench code


```
module parametric_RCA_tb();
    parameter SIZE = 4 ;
    reg [SIZE-1:0]X;
    reg [SIZE-1:0]Y;
    reg CIN;
    wire COUT;
    wire [SIZE-1:0]S;
    parametric_RCA #(
                      .SIZE(SIZE)
                      )
    RCA1(.X(X),
         .Y(Y),
         .CIN(CIN),
         .COUT (COUT) ,
         .S(S));
    initial
        begin
        X = 8'b10001110; Y = 8'b10100011; CIN = 1'b1;
#10 X = 8'b01010110; Y = 8'b00111100; CIN = 1'b0;
         #10 X = 8'b01100011 ; Y = 8'b10001010; CIN = 1'b1;
         #10 X = 8'b00001000; Y = 8'b00101111; CIN = 1'b0;
         #10 X = 8'b01011111 ; Y = 8'b10000101; CIN = 1'b1;
         #10 $finish;
         end
endmodule
```

• 8-bit wide simulation result




• RTL Schematic

• 4-bit wide RCA with generate for




• 8-bit wide RCA with generate for




Technology Schematic

• 4-bit wide RCA with generate for




4-bit wide RCA with generate for includes 4 LUT5s and 2 LUT3.

• 8-bit wide RCA with generate for



8-bit wide RCA with generate for includes 8 LUT5s and 3 LUT3. Our 4-bit RCA circuits are very similar to each other. In our 8-bit RCA circuit, the use of LUT5 and LUT3 is more.

5. CARRY LOOKAHEAD ADDER



• Verilog Code


endmodule

```
input [3:0]G,
         input CIN,
         output [3:0]COUT
   P[2] & P[1] & P[0] & CIN);
endmodule
module CLA (
         input [3:0]X,
input [3:0]Y,
input CIN,
         output COUT,
         output [3:0]S
         );
   wire [3:0]P;
   wire [3:0]C;
wire [3:0]C;
   assign P = X ^ Y;
   assign G = X & Y;
   CGA CGA(
         .P(P),
         .G(G),
         .CIN(CIN),
         .COUT(C)
   assign COUT = C[3];
   assign S[0] = P[0] ^ CIN;
   assign S[1] = P[1] ^ C[0];
assign S[2] = P[2] ^ C[1];
   assign S[3] = P[3] ^ C[2];
```


Testbench Code

```
//CLA TEST BENCH
module CLA_tb();
      reg [3:0]X;
      reg [3:0]Y;
      reg CIN;
      wire COUT;
      wire [3:0]S;
      CLA DUT(.X(X),
                   .Y(Y),
                    .CIN(CIN),
                    .COUT (COUT) ,
                    .S(S)
                   );
      initial
            begin
            X = 4'b0000 ; Y = 4'b0000; CIN = 1'b0;
#10 X = 4'b1110 ; Y = 4'b0011; CIN = 1'b1;
             #10 X = 4'b0110; Y = 4'b1100; CIN = 1'b0;
             #10 X = 4 bollo; I = 4 blloo; CIN = 1 bo;
#10 X = 4 bollo ; Y = 4 blloo; CIN = 1 bl;
#10 X = 4 blloo ; Y = 4 bllll; CIN = 1 bo;
#10 X = 4 bllll ; Y = 4 bollo; CIN = 1 bl;
             #10 X = 4'b1001; Y = 4'b1100; CIN = 1'b0;
#10 X = 4'b1101; Y = 4'b1111; CIN = 1'b1;
             #10 $finish;
             end
      endmodule
```

• RTL Schematic



• Technology Schematic



• There are 2 LUT3 and 4 LUT5 in technology schematic.

Combinational Delay

Q Combinational Delays								
From Port	To Port	Max 1 Delay	Max Process Corner	Min Delay	Min Process Corner			
□ CIN		7.819	SLOW	2.614	FAST			
□ CIN		7.795	SLOW	2.638	FAST			
		7.788	SLOW	2.605	FAST			
		7.764	SLOW	2.630	FAST			
		7.627	SLOW	2.543	FAST			
	COUT	7.603	SLOW	2.567	FAST			
	COUT	7.552	SLOW	2.615	FAST			
		7.451	SLOW	2.456	FAST			
□ CIN		7.442	SLOW	2.488	FAST			
	COUT	7.427	SLOW	2.480	FAST			
		7.421	SLOW	2.497	FAST			
		7.410	SLOW	2.480	FAST			
	COUT	7.397	SLOW	2.521	FAST			
□ CIN		7.289	SLOW	2.431	FAST			
	□ S[0]	7.269	SLOW	2.468	FAST			
		7.257	SLOW	2.423	FAST			
		7.249	SLOW	2.417	FAST			
	COUT	7.203	SLOW	2.391	FAST			
	COUT	7.171	SLOW	2.405	FAST			
	□ S[3]	7.166	SLOW	2.469	FAST			
		7.094	SLOW	2.362	FAST			
	□ S[3]	7.074	SLOW	2.330	FAST			
	□ S[3]	7.043	SLOW	2.372	FAST			
	□ S[0]	6.983	SLOW	2.349	FAST			
		6.919	SLOW	2.271	FAST			
→ Y[3]		6.903	SLOW	2.288	FAST			
		6.856	SLOW	2.318	FAST			
		6.828	SLOW	2.244	FAST			
		6.816	SLOW	2.248	FAST			
	■ S[3]	6.787	SLOW	2.259	FAST			
□ CIN	■ S[0]	6.713	SLOW	2.254	FAST			
→ Y[3]	□ S[3]	6.517	SLOW	2.144	FAST			
	■ S[2]	6.501	SLOW	2.182	FAST			

• The maximum delay in my circuit is 7.819ns. We can say that most of the combinational delays are either close to 7ns or higher than 7ns.

6. ADDER-SUBSTRACTOR CIRCUIT WITH OVERFLOW DETECTION

Verilog Code

endmodule


```
module ADD_SUB
     input [3:0]A,
    input [3:0]B,
input CIN,
     output [3:0]SUM,
     output COUT,
     output V
     );
     wire fal_in, fa2_in, fa3_in, fa4_in;
wire fal_cout, fa2_cout, fa3_cout;
     assign fal_in = CIN ^ B[0];
assign fa2 in = CIN ^ B[1];
     assign fa3_in = CIN ^ B[2];
assign fa4_in = CIN ^ B[3];
     FA FA1
     .X(A[0]),
     .Y(fa1 in),
     .CIN(CIN),
     .COUT(fal cout),
     .S(SUM[0])
     );
     FA FA2
     .X(A[1]),
     .Y(fa2_in),
     .CIN(fal cout),
     .COUT(fa2_cout),
.S(SUM[1])
     );
     FA FA3
     .X(A[2]),
     .Y(fa3_in),
     .CIN(fa2_cout),
     .COUT(fa3_cout),
     .S(SUM[2])
     );
     FA FA4
     .X(A[3]),
     .Y(fa4 in),
     .CIN(fa3_cout),
     .COUT (COUT) ,
     .S(SUM[3])
     );
     assign V = fa3_cout ^ COUT;
```

Sayfa 17 / 22

• Testbench Code


```
module ADD_SUB_tb();
     reg [3:0]A;
     reg [3:0]B;
     reg CIN;
     wire COUT;
     wire V;
wire [3:0] SUM;
     ADD SUB AS
     .A(A),
     .B(B),
     .CIN(CIN),
     .COUT (COUT) ,
     .\forall(\forall),
     .SUM(SUM)
     );
     initial
        begin
        A = 4'b00000; B = 4'b0111; CIN = 1'b0;
        #10 A = 4'b0001; B = 4'b0111; CIN = 1'b0;
        \#10 A = 4'b0010; B = 4'b0111; CIN = 1'b0;
        #10 A = 4'b0011; B = 4'b0111; CIN = 1'b0;
        #10 A = 4'b0100; B = 4'b0111; CIN = 1'b0;
        #10 A = 4'b0101; B = 4'b0111; CIN = 1'b0;
        #10 A = 4'b0110; B = 4'b0111; CIN = 1'b0;
        #10 A = 4'b0111; B = 4'b0111; CIN = 1'b0;
#10 A = 4'b1000; B = 4'b0111; CIN = 1'b0;
        #10 A = 4'b1001; B = 4'b0111; CIN = 1'b0;
        #10 A = 4'b1010; B = 4'b0111; CIN = 1'b0;
        #10 A = 4'b1011; B = 4'b0111; CIN = 1'b0;
        #10 A = 4'b1100; B = 4'b0111; CIN = 1'b0;
        \#10 A = 4'b1101; B = 4'b0111; CIN = 1'b0;
        #10 A = 4'b1110; B = 4'b0111; CIN = 1'b0;
        \#10 A = 4'b1111; B = 4'b0111; CIN = 1'b0;
        #10 A = 4'b0000; B = 4'b0111; CIN = 1'b1;
        #10 A = 4'b0001; B = 4'b0111; CIN = 1'b1;
        \#10 A = 4'b0010; B = 4'b0111; CIN = 1'b1;
        #10 A = 4'b0011; B = 4'b0111; CIN = 1'b1;
        \#10 A = 4'b0100; B = 4'b0111; CIN = 1'b1;
        #10 A = 4'b0101; B = 4'b0111; CIN = 1'b1;
        #10 A = 4'b0110; B = 4'b0111; CIN = 1'b1;
        \#10 A = 4'b0111; B = 4'b0111; CIN = 1'b1;
        #10 A = 4'b1000; B = 4'b0111; CIN = 1'b1;
        \#10 A = 4'b1001; B = 4'b0111; CIN = 1'b1;
        #10 A = 4'b1010; B = 4'b0111; CIN = 1'b1;
        #10 A = 4'b1011; B = 4'b0111; CIN = 1'b1;
        \#10 A = 4'b1100; B = 4'b0111; CIN = 1'b1;
        #10 A = 4'b1101; B = 4'b0111; CIN = 1'b1;
        #10 A = 4'b1110; B = 4'b0111; CIN = 1'b1;
        #10 A = 4'b1111; B = 4'b0111; CIN = 1'b1;
        $finish;
        end
endmodule
```

• Behavioral Simulation




• The values representing the yields at the outputs of the 3rd and 4th Full adders are fa3_cout and COUT, respectively.

• RTL Schematic



• Technology Schematic




➤ There are 1 LUT2, 1 LUT4, 2 LUT5 and 3 LUT6 in technology schematic.

• Combinational Delay

From Port	To Port	Max 1 Delay	Max Process Corner	Min Delay	Min Process Corner
		8.026	SLOW	2.697	FAST
□ CIN		7.881	SLOW	2.204	FAST
		7.842	SLOW	2.623	FAST
		7.756	SLOW	2.629	FAST
	□ V	7.729	SLOW	2.616	FAST
□ CIN		7.697	SLOW	2.141	FAST
□ B[1]		7.624	SLOW	2.548	FAST
□ CIN	⟨ ∨	7.584	SLOW	2.297	FAST
		7.581	SLOW	2.543	FAST
D Δ[Ω]	← SHMI21	7 570	SLOW	2 555	FΔST

➤ The maximum delay in my circuit is 8.026ns



➤ In the photo above, the delays are arranged according to the output COUT. Delays are usually between 7ns and 8ns.


7. RCA AND CLA COMPARISON WITH DONT TOUCH STRUCTURE (OPTIONAL)


- Our results with our max delays were supposed to have less delay in terms of coding and structure in CLA, but since our program did its own optimization, the delays were equal in both cases. If we give the structure (*dont _touch = "true"*) to the wire parts, we can find the differences between them.
- Verilog Code (RCA and CLA)

```
module CGA ( //carry , generate , propagate
    input [3:0]P,
module RCA(
    input [3:0]X,
                                                                                input [3:0]G,
    input [3:0]Y,
                                                                                input CIN,
    input CIN,
                                                                                output [3:0]COUT
    output COUT,
                                                                                );
    output [3:0]S
                                                                       assign COUT[0] = G[0] | (P[0] & CIN);
     (* dont touch = "true" *)wire c1,c2,c3,c4;
                                                                       assign COUT[1] = G[1] | (G[0] & P[1]) | (P[1] &
                                                                  P[0] & CIN);
    FA fulladder1(
                                                                  assign COUT[2] = G[2] | (G[1] & P[2]) | (G[0] & P[2] & P[1]) | (P[2] & P[1] & P[0] & CIN);
         .X(X[0]),
         .Y(Y[0]),
                                                                      assign COUT[3] = G[3] | (G[2] & P[3]) | (G[1] &
         .CIN(CIN),
                                                                  P[3] & P[2]) | (G[0] & P[3] & P[2] & P[1]) | (P[3] &
                                                                  P[2] & P[1] & P[0] & CIN);
         .COUT(c1),
                                                                  endmodule
         .S(S[0])
         );
                                                                  module CLA (
                                                                                input [3:0]X,
    FA fulladder2(
                                                                                input [3:0]Y,
         .X(X[1]),
                                                                                input CIN,
         .Y(Y[1]),
         .CIN(c1),
                                                                                output COUT,
                                                                                output [3:0]S
         .COUT (c2),
                                                                                );
         .S(S[1])
         );
                                                                  (* dont_touch = "true" *) wire [3:0]P;
(* dont_touch = "true" *) wire [3:0]G;
    FA fulladder3(
                                                                  (* dont touch = "true" *) wire [3:0]C;
         .X(X[2]),
         .Y(Y[2]),
                                                                       assign P = X ^ Y;
         .CIN(c2),
                                                                       assign G = X & Y;
         .COUT(c3),
                                                                       CGA CGA(
         .S(S[2])
                                                                                .P(P),
                                                                                .G(G),
    FA fulladder4(
                                                                                .CIN(CIN),
         .X(X[3]),
                                                                                .COUT(C)
         .Y(Y[3]),
         .CIN(c3),
                                                                       assign COUT = C[3];
         .COUT (COUT) ,
         .S(S[3])
                                                                       assign S[0] = P[0] ^ CIN;
         );
                                                                      assign S[1] = P[1] ^ C[0];
assign S[2] = P[2] ^ C[1];
endmodule
                                                                       assign S[3] = P[3] ^ C[2];
```

endmodule

• Combinational Delay





RCA DELAY WITH DONT_TOUCH

CLA DELAY WITH DONT_TOUCH

As you can see, the max delay in the RCA module that we made with the
dont_touch structure was 12,441 ns, and the max delay in the CLA module was
10.636ns. There is a difference of about 2ns between them. Although both are
summation circuits, the CLA module works faster than the RCA module. This
is due to its design.