


VLSI Circuit Design II– EHB 425E HOMEWORK II Yiğit Bektaş GÜRSOY 040180063

Class Lecturer: Sıddıka Berna Örs Yalçın


Class Assistant: Yasin Fırat Kula

1- Circuit in Homework

As stated in the assignment 2 file, my circuit consists of 1 AND and 1 NOR gate.



The individual truth tables for these gates are shown below.



INPUT		OUTPUT				
Α	В	OUIFUI				
0	0	1				
1	0	0				
0	1	0				
1	1	0				

NOR


In order to create a truth table of the circuit shown, x, y and z inputs are given respectively as a representation. The value coming out of the AND gate is "xy" and the inputs entering the NOR gate are xy and z. The value to be output at the NOR gate is (x'+y')z'=x'+y'z'. The truth table resulting from this boolean equation is also given below.


X,Y (AND) XYXY,Z (NOR) (XY+Z)'=(X'+Y')Z'=X'Z'+Y'Z'


Truth Table							
	A	В	C	Y			
0	0	0	0	1			
1	0	0	1	0			
2	0	1	0	1			
3	0	1	1	0			
4	1	0	0	1			
5	1	0	1	0			
6	1	1	0	0			
7	1	1	1	0			

2- Designing Process


Using pmos and nmos symbols in xschem program, AND and NOR gates were implemented as follows. The inputs are listed as IN1, IN2 and IN3. DVDD is specified as the power source and DGND is specified as the ground. "F", which is the output from the AND gate, is determined as an input of the other gate.








ANDNOR GATE




ANDNOR GATE SYMBOL

Above, representative symbols for properly connecting the gates to each other have been drawn and put into a single schematic. Then, source and ground are connected to the relevant places to simulate the circuit. After entering the appropriate values for ngspice, the simulation was performed by clicking the "Netlist" button and then the "Simulation" button. The relevant schematic and related results are given below.




3- Simulation Process

In order to match the hand results with the simulation results, the boolean function of the circuit was extracted and the logic signals were drawn. The simulation results then need to be compared with ngspice simulations to validate.



First, as shown in the image above, IN1, IN2, IN3 and OUT signals were plotted, respectively. All possible situations are given at 100ns intervals and 100fF capacite load is added to the circuit. Then it was put on the same scale and compared with the previously found results. The simulation results were matched with the above mentioned truth table and the drawn waveform. The circuit is working correctly.

The layout of the given circuit was created by taking help from the TUTEL pdf files in the class files in Ninova and using the magic program. The layout is as follows.



The necessary commands were written to confirm the correctness of the extracted layout, and a file was created for testing on netgen. Then it was tested. No errors were found in the tests, the layout and the circuit match each other exactly. The relevant results are given below. (DRC and LVS are clean)

```
Eile Console Edit Interp Prefs History Help

Writing 'and_nor_one_symbol'
% extract all

Extracting sky130_fd_pr__nfet_01v8_5WU4M2 into /home/ubuntu/Desktop/design/mag/sky130_fd_pr__nfet_01v8_5WU4M2.ext:
Extracting sky130_fd_pr__nfet_01v8_4WUEFQ into /home/ubuntu/Desktop/design/mag/sky130_fd_pr__nfet_01v8_4WUEFQ.ext:
Extracting sky130_fd_pr__pfet_01v8_AQMKDE into /home/ubuntu/Desktop/design/mag/sky130_fd_pr__pfet_01v8_AQMKDE.ext:
Extracting sky130_fd_pr__pfet_01v8_NKK3FE into /home/ubuntu/Desktop/design/mag/sky130_fd_pr__pfet_01v8_NKK3FE.ext:
Extracting sky130_fd_pr__pfet_01v8_QKK3FL into /home/ubuntu/Desktop/design/mag/sky130_fd_pr__pfet_01v8_QKK3FL.ext:
Extracting sky130_fd_pr__nfet_01v8_BXYDM4 into /home/ubuntu/Desktop/design/mag/sky130_fd_pr__nfet_01v8_BXYDM4.ext:
Extracting and_nor_one_symbol into /home/ubuntu/Desktop/design/mag/and_nor_one_symbol.ext:
% ext2spice lvs
% ext2spice
exttospice finished.
Unknown macro or short command: 'Control_XK_Pointer_Button4'
% drc why
No errors found.
```

```
tkcon 2.3 Main
 File Console Edit Interp Prefs History Help
No property ad found for device sky130_fd_pr__pfet_01v8
No property ps found for device sky130_fd_pr__pfet_01v8
 No property pd found for device sky130_fd_pr__pfet_01v8
 No property mult found for device sky130_fd_pr__pfet_01v8
No property mult found for device sky130_fd_pr_pfet_01v8
No property sa found for device sky130_fd_pr_pfet_01v8
No property sb found for device sky130_fd_pr_pfet_01v8
No property sd found for device sky130_fd_pr_pfet_01v8
No property nf found for device sky130_fd_pr_pfet_01v8
No property nrd found for device sky130_fd_pr_pfet_01v8
No property nrs found for device sky130_fd_pr_pfet_01v8
No property area found for device sky130_fd_pr_pfet_01v8
No property perim found for device sky130_fd_pr_pfet_01v8
No property topography found for device sky130_fd_pr_pfet_01v8
Comparison output longed to file compout
 Comparison output logged to file comp.out
Logging to file "comp.out" enabled
Circuit sky130_fd_pr__nfet_01v8 contains no devices.
Circuit sky130 fd pr pfet 01v8 contains no devices.
 Contents of circuit 1: Circuit: 'and_nor_one_symbol'
Circuit and nor one symbol contains 8 device instances.
Class: sky130_fd_pr__nfet_01v8 instances: 4
Class: sky130_fd_pr__pfet_01v8 instances: 4
 Circuit contains 9 nets.
 Contents of circuit 2: Circuit: 'and nor one symbol'
Circuit and nor one symbol contains 8 device instances.

Class: sky130 fd pr_nfet 01v8 instances: 4

Class: sky130_fd_pr_pfet_01v8 instances: 4
 Circuit contains 9 nets.
 Circuit 1 contains 8 devices, Circuit 2 contains 8 devices.
 Circuit 1 contains 9 nets,
                                                          Circuit 2 contains 9 nets.
 Netlists match uniquely.
Result: Circuits match uniquely.
Logging to file "comp.out" disabled
 LVS Done.
 (netgen) 6 %
```

DVDD/DGND values are as shown below. It came out as given in the assignment.

```
microns: 1.000 x 1.000 ( 5.400, 9.000), ( 6.400, 10.000) 1.000
lambda: 100.00 x 100.00 ( 540.00, 900.00), ( 640.00, 1000.00) 10000.00
internal: 200 x 200 ( 1080, 1800 ), ( 1280, 2000 ) 40000
%
```

The area occupied by the designed layout is as follows.

4- Parasitic Extraction

After the layout operations, the steps in the TUTEL 5.pdf file placed in the class files were followed. The results (out) and the circuit are as follows. The results gave the same results as in the first simulation. The working logic of the circuit is still the same.

