



1310415 - will

①


BHD 322E Digital Electronic Circuits SPRING 2015

- In Dynamic CMOS logic INPUTS should be switched when $CLK = 0$ (GND)
- How to satisfy this by considering delays

CASCADING PROBLEM






Domino Logic Buffer



OUT2 (Not because leakage or sharing)
ONLY HAPPENS WHEN IN $1 \rightarrow 0$

SOLUTIONS


① Adding a delay to CLK




Problems

- Design is challenging


② Preventing 1→0 inputs - DOMINO LOGIC
 - Adding a master to the outputs



Not needed
 (Footless Domino)




FOOTLESS DOMINO




✓

4



- If inputs are 0 during precharge then the bottom NMOS clock driver transistor can be eliminated



NORA LOGIC



One PDN One PUN

Fast, but very sensitive to noise
design is challenging

5



Problems in Domino

- Design is challenging
- With conventional domino not all Boolean functions can be implemented

Inputs \uparrow Outputs \uparrow positive Boolean functions
Non-inverting logic