HW4 Solutions

Consider a Boolean function f = gx₂ x₃ + x̄₁ x̄₂ + x₁ x̄₃ where g = x₄ + x₅. Suppose that all NMOS transistors are identical and all PMOS transistors are identical. Equivalent resistor for an NMOS transistor: R_N=12kΩ Equivalent resistor for a PMOS transistor: R_P=24kΩ Suppose that the output circuit node has a capacitance value of 10pF. Neglect other internal node capacitors.

Implement f with "NMOS Pass Transistor Logic – PTL - Network(s)" and "CMOS Inverters" with minimum number of transistors such that there is no threshold voltage drop at the output (output is VDD or GND all the time). For the PTL networks use the ordering of $x_1 - x_2 - x_3 - x_4 - x_5$. Also use only variables $x_1 - x_2 - x_3 - x_4 - x_5$ as inputs, not their negated forms. Find the **minimum number** of transistors needed. Find the **worst case (largest)** tehl and tell values (total of 2 values).

 $9 = x_{4}(1) + \overline{x}_{1}(x_{5})$ $2 = x_{1}(x_{2}(x_{3}(9) + \overline{x}_{3}(1) + \overline{x}_{1}(x_{2}(3) + \overline{x}_{3}(1))) + \overline{x}_{1}(x_{2}(x_{3}(9) + \overline{x}_{3}(1)))$ $+ x_{1}(x_{2}(x_{3}(9) + \overline{x}_{3}(1)) + \overline{x}_{2}(x_{3}(9) + \overline{x}_{3}(1))$ $+ x_{1}(x_{2}(x_{3}(9) + \overline{x}_{3}(9) + \overline{x}_{3}(1)))$ $+ x_{1}(x_{2}(x_{3}(9) + \overline{x}_{3}(9) + \overline{x}_{3}(1)))$ $+ x_{1}(x_{2}(x_{3}(9) + \overline{x}_{3}(9) + \overline{x}_{3}(1)))$ $+ x_{2}(x_{3}(x_{3}(9) + \overline{x}_{3}(1)) + \overline{x}_{3}(x_{3}(9) + \overline{x}_{3}(1))$ $+ x_{3}(x_{3}(x_{3}(9) + \overline{x}_{3}(1)) + \overline{x}_{3}(x_{3}(9) + \overline{x}_{3}(1)$ $+ x_{3}(x_{3}(x_{3}(9) + \overline{x}_{3}(1)) + \overline{x}_{3}(x_{3}(9) + \overline{x}_{3}(1))$ + x

2) Consider a Boolean function $f = gx_2x_3 + \overline{x_1}\overline{x_2} + x_1\overline{x_3}$ where $g = x_4 + x_5$. Implement f with "Dynamic Logic" using "Pull-Down NMOS Network(s)" using minimum number of transistors such that there is no charge sharing and cascading problems. Find the **minimum number** of transistors needed.

J=9x2x2+X1x2x3+X1x2X3 X, X2 X3+ X7 (X29+1X1X2)

- 3) Consider the circuit shown below.
 - Suppose that all NMOS transistors are identical and all PMOS transistors are identical. Equivalent resistor for an NMOS transistor: $R_N=8k\Omega$ Equivalent resistor for a PMOS transistor: $R_P=24k\Omega$
 - Suppose that each circuit node (including outputs) has a capacitance value of 1pF.
 - a) Derive a Boolean expression for the output F in terms of the inputs A and B.
 - b) Calculate the worst-case and the best-case propagation delays, t_{PLH} and t_{PHL} values (total of 4 values).

