

ISTANBUL TECHNICAL UNIVERSITY


EMBEDDED SYSTEMS DESIGN LABORATORY

Block Memory Generator

Serdar Duran

IP (Intellectual Property)


- IP core, or IP block refers to preconfigured and reusable unit of a logic circuit design.
- Vivado has a rich library of IP cores including:
 - DSP blocks
 - Image Processing blocks
 - Communication & Interfacing blocks
 - Channel Encoding & Decoding
 - Math blocks etc.
- In Vivado, you can customize and add IP cores from the IP Catalog into a project.





Block Memory Generator

- The Block Memory Generator IP core uses embedded Block Memory primitives in Xilinx FPGAs.
- It extends the functionality and capability of a single **primitive** to memories of arbitrary widths and depths.


BRAM Cells








From the IP Catalog:







Basic Port A Options Other Options Summary	
Memory Size	
Write Width 8 Range: 1 to 4608 (bits)	
Read Width 8	
Write Depth 16 😵 Range: 2 to 1048576	
Read Depth 16	
Operating Mode Write First Enable Port Type Always Enabled Port A Optional Output Registers	
✓ Primitives Output Register ☐ Core Output Register	
SoftECC Input Register REGCEA Pin	
Port A Output Reset Options	
RSTA Pin (set/reset pin) Output Reset Value (Hex) 0	
Reset Memory Latch Reset Priority CE (Latch or Register Enable)	

Memory Types

- Single-port RAM
- Simple Dual-port RAM
- True Dual-port RAM
- Single-port ROM
- Dual-port ROM

Single-port RAM

• It allows **Read** and **Write** access to the memory through a single port (port A).




Figure 3-3: Single-port RAM

Simple Dual-port RAM

- Dual-port RAM provides two ports, A and B.
- Write access to the memory is allowed through port A, and Read access is allowed through port B.




Figure 3-4: Simple Dual-port RAM

True Dual-port RAM

- The True Dual-port RAM provides two ports, A and B,
- Read and Write accesses to the memory are allowed on either port.




Figure 3-5: True Dual-port RAM

Table 2-5: Core Signal Pinout

Name	Direction	Description
clka	Input	Port A Clock : Port A operations are synchronous to this clock. For synchronous operation, this must be driven by the same signal as CLKB.
addra	Input	Port A Address : Addresses the memory space for port A Read and Write operations. Available in all configurations.
dina	Input	Port A Data Input : Data input to be written into the memory through port A. Available in all RAM configurations.
douta	Output	Port A Data Output : Data output from Read operations through port A. Available in all configurations except Simple Dual-port RAM.
ena	Input	Port A Clock Enable : Enables Read, Write, and reset operations through port A. Optional in all configurations.
wea	Input	Port A Write Enable : Enables Write operations through port A. Available in all RAM configurations.
rsta	Input	Port A Set/Reset : Resets the Port A memory output latch or output register. Optional in all configurations.
regcea	Input	Port A Register Enable : Enables the last output register of port A. Optional in all configurations with port A output registers.

Operating Mode

- The operating mode for each port determines the relationship between the Write and Read interfaces for that port.
 - 1) Write First Mode
 - 2) Read First Mode
 - 3) No Change Mode

Operating Mode

- Write First Mode: the input data is simultaneously written into memory and driven on the data output.
- **Read First Mode:** data previously stored appears on the data output, while the input data is being stored in memory.




Figure 3-9: Write First Mode Example

Operating Mode

• No Change Mode: the output latches remain unchanged during a Write operation.





Figure 3-11: No Change Mode Example

Example

- From the IP catalog, find the Block Memory Generator.
- Customize and add it with the following specifications:
 - Memory Type: Single Port RAM,
 - Algorithm: Minimum Area,
 - WriteWidth: 8,
 - WriteDepth: 8,
 - OperatingMode: Write First,
 - Enable: Always Enabled,



✓ Show disabled ports



Component Name bram

Basic Port A Options Other Options Summary


Information

Memory Type: Single Port Memory Block RAM resource(s) (18K BRAMs): 1


Rlock RAM resource(s) (36K RRAMs): 0

Total Port A Read Latency: 2 Clock Cycle(s)

Address Width A: 4



```
// DO NOT MODIFY THIS FILE.
// IP VLNV: xilinx.com:ip:blk mem gen:8.4
// IP Revision: 4
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
//---- Begin Cut here for INSTANTIATION Template ---// INST TAG
bram your instance name (
 .clka(clka), // input wire clka
  .wea(wea), // input wire [0 : 0] wea
  .addra(addra), // input wire [3 : 0] addra
  .dina(dina), // input wire [7:0] dina
  .douta(douta) // output wire [7 : 0] douta
// INST_TAG_END ----- End INSTANTIATION Template -----
// You must compile the wrapper file bram.v when simulating
// the core, bram. When compiling the wrapper file, be sure to
// reference the Verilog simulation library.
```



```
module stimulus;
wire [7:0] DOUT;
reg [7:0] DINA = 0;
reg [3:0] ADDRA = 0;
reg CLKA; reg WEA = 1; // write enable
integer count = 0;
// instance
bram BLK ( .clka (CLKA), .wea (WEA), .addra (ADDRA), .dina (DINA), .douta (DOUT) );
// clock
initial
begin
  CLKA = 0;
  forever #5 CLKA = ~CLKA;
end
initial
   $monitor( $time ,"ADDRA=%b | DOUT=%b", ADDRA, DOUT);
initial
begin
   while( count<16 )</pre>
   begin
    DINA = count;
   ADDRA = count;
    #20 count = count + 1;
   end
   #20 $finish;
end
endmodule
```

Name	Value	0.000	ns	. I ⁵	0.000	ns	100.	000 n	s 15	50.000	ns	200.	000 1	ıs ²	250.000	ns	300.000 ns
> ₩ DOUT[7:0]	00	00	X	01	02	03 /	04	05	06	07	08 \	09	0a	Ob	Oc	Od	Oe Of
> W DINA[7:0]	00	00	01	02	03	04	05	06	07	08	09	Oa	Ор) Oc	Od	(Oe	Of)
> W ADDRA[3:0]	0	0	1	2	3	4	5	6	7	8	9	a) b	X c	d	e	f
[™] CLKA	0	ПП	П	П	ПП	Ш	П		Ш	Ш	Ш	П	П		ППГ	Ш	
₩ WEA	1																
> W count[31:0]	00000000	00	00	\ o_	O	00	00	\ O	\ o_	(0 0	00	00	00	X ou	00	00	00 (00)

References and Further Information

- ➤ LogiCORE IP BlockMemory Generator v7.3 Product Guide
- ➤ Vivado Design Suite Designing with IP Tutorial