

<u>8 Bit Registers</u>		<u>16 Bit Registers</u>		<u>Status Flags(DK).</u>		<u>Addressing Methods</u>	
Accumulator A	A	Accumulator pair	AB	Carry	E	Immediate	V
Accumulator B	B	AUX register pair	CD	Half Carry	Y	Immediate memory	Y
AUX Register C	C	Index register	SK	Zero	S	Register	L
AUX Register D	D	Stack pointer	YG	Negative	N	Direct	D
Status Register	DK	Program counter	PS	Overflow	T	Indirect	K
				Interrupt	K	Relative	B
						Indexed (SK)	S
						Incremental SK	R
						Decremental SK	Z
						Indirect SK	U
						Indexed (YG)	Y

ARITHMETIC INSTRUCTIONS - (8 bit)															
Oper	Op Code	Adr met	Instruction Format				Status Reg.					A	Explanation		
			1. Byte	2. Byte	3. Byte	4. Byte	T	S	N	Y	E				
ADD	AI,V	V	00000011	000000	AI	Data						3	$AI \leftarrow AI + V$		
	AI,KI	L	01000011	00	AI KI							3	$AI \leftarrow AI + KI$		
	AI,<adr>	D	00000011	001000	AI	Adr (H) Adr (L)						4	$AI \leftarrow AI + <Adr>$		
	AI,<CD>	K	00000011	010000	AI							6	$AI \leftarrow AI + <<CD>>$		
	AI,<SK+S>	S	00000011	011000	AI	S						7	$AI \leftarrow AI + <SK+S>$		
	AI,<SK+S>+R	R	00000011	100000	AI	S R						7	$AI \leftarrow AI + <SK+S> + R$		
	AI,<SK+S>-R	Z	00000011	101000	AI	S R						7	$AI \leftarrow AI + <SK+S> - R$		
	AI,<SK+CD+S>	U	00000011	110000	AI	S						8	$AI \leftarrow AI + <SK+CD+S>$		
ADC	AI,V	V	00000100	000000	AI	Data						3	$AI \leftarrow AI + V + E$		
	AI,KI	L	01000100	00	AI KI							3	$AI \leftarrow AI + KI + E$		
	AI,<adr>	D	00000100	001000	AI	Adr (H) Adr (L)						4	$AI \leftarrow AI + <Adr> + E$		
	AI,<CD>	K	00000100	010000	AI							6	$AI \leftarrow AI + <<CD>> + E$		
	AI,<SK+S>	S	00000100	011000	AI	S						7	$AI \leftarrow AI + <SK+S> + E$		
	AI,<SK+S>+R	R	00000100	100000	AI	S R						7	$AI \leftarrow AI + <SK+S> + E + R$		
	AI,<SK+S>-R	Z	00000100	101000	AI	S R						7	$AI \leftarrow AI + <SK+S> + E - R$		
	AI,<SK+CD+S>	U	00000100	110000	AI	S						8	$AI \leftarrow AI + <SK+CD+S> + E$		
SUB	AI,V	V	00000101	000000	AI	Data						3	$AI \leftarrow AI - V$		
	AI,KI	L	01000101	00	AI KI							3	$AI \leftarrow AI - KI$		
	AI,<adr>	D	00000101	001000	AI	Adr (H) Adr (L)						4	$AI \leftarrow AI - <Adr>$		
	AI,<CD>	K	00000101	010000	AI							6	$AI \leftarrow AI - <<CD>>$		
	AI,<SK+S>	S	00000101	011000	AI	S						7	$AI \leftarrow AI - <SK+S>$		
	AI,<SK+S>+R	R	00000101	100000	AI	S R						7	$AI \leftarrow AI - <SK+S> + R$		
	AI,<SK+S>-R	Z	00000101	101000	AI	S R						7	$AI \leftarrow AI - <SK+S> - R$		
	AI,<SK+CD+S>	U	00000101	110000	AI	S						8	$AI \leftarrow AI - <SK+CD+S>$		
SUE	AI,V	V	00000110	000000	AI	Data						3	$AI \leftarrow AI - V - E$		
	AI,KI	L	01000110	00	AI KI							3	$AI \leftarrow AI - KI - E$		
	AI,<adr>	D	00000110	001000	AI	Adr (H) Adr (L)						4	$AI \leftarrow AI - <Adr> - E$		
	AI,<CD>	K	00000110	010000	AI							6	$AI \leftarrow AI - <<CD>> - E$		
	AI,<SK+S>	S	00000110	011000	AI	S						7	$AI \leftarrow AI - <SK+S> - E$		
	AI,<SK+S>+R	R	00000110	100000	AI	S R						7	$AI \leftarrow AI - <SK+S> - E + R$		
	AI,<SK+S>-R	Z	00000110	101000	AI	S R						7	$AI \leftarrow AI - <SK+S> - E - R$		
	AI,<SK+CD+S>	U	00000110	110000	AI	S						8	$AI \leftarrow AI - <SK+CD+S> - E$		
SUE	AI,V	V	00000110	111000	AI	S						7	$AI \leftarrow AI - <YG+S> - E$		

ARITHMETIC INSTRUCTIONS - (16 bit)															
Oper	Op Code	Adr met	Instruction Format				Status Reg.					A	Explanation		
			1. Byte	2. Byte	3. Byte	4. Byte	T	S	N	Y	E				
ADD	AB,VV	V	00100011	000000	AB	Data(H) Data(L)						4	$AB \leftarrow AB + VV$		
	AB,KII	L	01100011	00	AB KII							4	$AB \leftarrow AB + KII$		
	AB,<adr>	D	00100011	001000	AB	Adr (H) Adr (L)						5	$AB \leftarrow AB + (<Adr> + <Adr+1>)$		
	AB,<CD>	K	00100011	010000	AB							7	$AB \leftarrow AB + (<<CD>> + <<CD+1>>)$		
	AB,<SK+S>	S	00100011	011000	AB	S						8	$AB \leftarrow AB + (<SK+S> + <SK+S+1>)$		
	AB,<SK+S>+R	R	00100011	100000	AB	S R						8	$AB \leftarrow AB + (<SK+S> + <SK+S+1>) + R$		
	AB,<SK+S>-R	Z	00100011	101000	AB	S R						8	$AB \leftarrow AB + (<SK+S> + <SK+S+1>) - R$		
	AB,<SK+CD+S>	U	00100011	110000	AB	S						9	$AB \leftarrow AB + (<SK+CD+S> + <SK+CD+S+1>)$		
SUB	AB,VV	V	00100101	000000	AB	Data (H) Data (L)						4	$AB \leftarrow AB - VV$		
	AB,KII	L	01100101	00	AB KII							4	$AB \leftarrow AB - KII$		
	AB,<adr>	D	00100101	001000	AB	Adr (H) Adr (L)						5	$AB \leftarrow AB - (<Adr> + <Adr+1>)$		
	AB,<CD>	K	00100101	010000	AB							7	$AB \leftarrow AB - (<<CD>> + <<CD+1>>)$		
	AB,<SK+S>	S	00100101	011000	AB	S						8	$AB \leftarrow AB - (<SK+S> + <SK+S+1>)$		
	AB,<SK+S>+R	R	00100101	100000	AB	S R						8	$AB \leftarrow AB - (<SK+S> + <SK+S+1>) + R$		
	AB,<SK+S>-R	Z	00100101	101000	AB	S R						8	$AB \leftarrow AB - (<SK+S> + <SK+S+1>) - R$		
	AB,<SK+CD+S>	U	00100101	110000	AB	S						9	$AB \leftarrow AB - (<SK+CD+S> + <SK+CD+S+1>)$		
MUL	AB,VV	V	00000111	000000	AB	Data						24	$AB \leftarrow A * V$		
	AB,KI	L	01000111	00	A KI							24	$AB \leftarrow A * KI$		
	A,<adr>	D	00000111	001000	A	Adr (H) Adr (L)						26	$AB \leftarrow A * <Adr>$		
	A,<CD>	K	00000111	010000	A							28	$AB \leftarrow A * <<CD>>$		
	A,<SK+S>	S	00000111	011000	A	S						30	$AB \leftarrow A * <SK+S>$		
	A,<SK+S>+R	R	00000111	100000	A	S R						31	$AB \leftarrow A * <SK+S> + R$		
	A,<SK+S>-R	Z	00000111	101000	A	S R						31	$AB \leftarrow A * <SK+S> - R$		
	A,<SK+CD+S>	U	00000111	110000	A	S						32	$AB \leftarrow A * <SK+CD+S>$		
DIV	A,<YG+S>	Y	00000111	111000	A	S						30	$AB \leftarrow A * <YG+S>$		
	AB,V	V	00100111	000000	AB	Data						32	$AB \leftarrow AB / V$		
	AB,KI	L	01100111	000000	AB							32	$AB \leftarrow AB / KI$		
	AB,<adr>	D	00100111	001000	AB	Adr (H) Adr (L)						34	$AB \leftarrow AB / <Adr>$		
	AB,<CD>	K	00100111	010000	AB							36	$AB \leftarrow AB / <<CD>>$		
	AB,<SK+S>	S	00100111	011000	AB	S						38	$AB \leftarrow AB / <SK+S>$		
	AB,<SK+S>+R	R	00100111	100000	AB	S R						38	$AB \leftarrow AB / <SK+S> + R$		
	AB,<SK+S>-R	Z	00100111	101000	AB	S R						38	$AB \leftarrow AB / <SK+S> - R$		

TRANSFER INSTRUCTIONS -(8 bit)															
Oper	Op Code	Adr met	Instruction Format					Status Reg.					A	Explanation	
			1. Byte	2. Byte	3. Byte	4. Byte	5. Byte	T	S	N	Y	E			
MOV	Ki,Kj	L	0110000000	00 Ki Kj									1	Ki ← Kj	
EXC	Ki,Kj	L	0110000001	00 Ki Kj									3	Ki ← Kj	
CHN	Ki	L	0110000100	01									5	D3 D2 D1 D0 D7 D6 D5 D4	
LDA	Ki,V	V	0000000000	000000 Ki	Data								1	Ki ← V	
	Ki,<adr>	D	0000000000	001000 Ki	Adr (H)	Adr (L)							2	Ki ←<Adr>	
	Ki,<CD>	K	0000000000	010000 Ki									3	Ki ←<<CD>>	
	Ki,<SK+S>	S	0000000000	011000 Ki	S								4	Ki ←<SK+S>	
	Ki,<SK+S>+R	R	0000000000	100000 Ki	S	R							5	Ki ←<SK+S> +R	
	Ki,<SK+S>-R	Z	0000000000	101000 Ki	S	R							5	Ki ←<SK+S> -R	
	Ki,<SK+CD+S>	U	0000000000	110000 Ki	S								6	Ki ←<SK+CD+S>	
	Ki,<YG+S>	Y	0000000000	111000 Ki	S								5	Ki ←<YG+S>	
STR	V,Adr	V	0000000001	000001	Data	Adr (H)	Adr (L)						3	Adr ← V	
	Ki,<adr>	D	0000000001	001000 Ki	Adr (H)	Adr (L)							2	Adr ← Ki	
	Ki,<CD>	K	0000000001	010000 Ki									3	<<CD>> ← Ki	
	Ki,<SK+S>	S	0000000001	011000 Ki	S								4	<SK+S> ← Ki	
	Ki,<SK+S>+R	R	0000000001	100000 Ki	S	R							5	<SK+S> ← Ki + R	
	Ki,<SK+S>-R	Z	0000000001	101000 Ki	S	R							5	<SK+S> ← Ki - R	
	Ki,<SK+CD+S>	U	0000000001	110000 Ki	S								6	<SK+CD+S> ← Ki	
	Ki,<YG+S>	Y	0000000001	111000 Ki	S								5	<YG+S> ← Ki	

TRANSFER INSTRUCTIONS - (16 bit)															
Oper	Op Code	Adr met	Instruction Format				Status Reg.					A	Explanation		
			1. Byte	2. Byte	3. Byte	4. Byte	T	S	N	Y	E				
MOV	Kii,Kjj	L	0111000000	00 Kii Kjj				◆	◆			2	Kii ← Kjj		
EXC	Kii,Kjj	L	0111000001	00 Kii Kjj								4	Kii ← Kjj		
LDA	Kii,VV	V	0011000000	000000 Kii	Datai	Data		◆	◆			2	Kii ← VV		
	Kii,<adr>	D	0011000000	001000 Kii	Adr (H)	Adr (L)		◆	◆			3	Kii ← <Adr> + <Adr+1>		
	Kii,<CD>	K	0011000000	010000 Kii				◆	◆			4	Kii ← <<CD>> + <<CD+1>>		
	Kii,<SK+S>	S	0011000000	011000 Kii	S			◆	◆			5	Kii ← <SK+S> + <SK+S+1>		
	Kii,<SK+S>+R	R	0011000000	100000 Kii	S	R		◆	◆			6	Kii ← <SK+S> + <SK+S+1> + R		
	Kii,<SK+S>-R	Z	0011000000	101000 Kii	S	R		◆	◆			6	Kii ← <SK+S> + <SK+S+1> - R		
	Kii,<SK+CD+S>	U	0011000000	110000 Kii	S			◆	◆			7	Kii ← <SK+CD+S> + <SK+CD+S+1>		
	Kii,<YG+S>	Y	0011000000	111000 Kii	S			◆	◆			6	Kii ← <YG+S> + <YG+S+1>		
STR	Kii,<adr>	D	0011000001	001000 Kii	Adr (H)	Adr (L)						3	Adr+(Adr+1) ← Kii		
	Kii,<CD>	K	0011000001	010000 Kii								4	<<CD>> + <<CD+1>> ← Kii		
	Kii,<SK+S>	S	0011000001	011000 Kii	S							5	<SK+S> + <SK+S+1> ← Kii		
	Kii,<SK+S>+R	R	0011000001	100000 Kii	S	R						6	<SK+S> + <SK+S+1> ← Kii + R		
	Kii,<SK+S>-R	Z	0011000001	101000 Kii	S	R						6	<SK+S> + <SK+S+1> ← Kii - R		
	Kii,<SK+CD+S>	U	0011000001	110000 Kii	S							7	<SK+CD+S> + <SK+CD+S+1> ← Kii		
	Kii,<YG+S>	Y	0011000001	111000 Kii	S							6	<YG+S> + <YG+S+1> ← Kii		

LOGIC INSTRUCTIONS - (8 bit)															
Oper	Op Code	Adr met	Instruction Format				Status Reg.					A	Explanation		
			1. Byte	2. Byte	3. Byte	4. Byte	T	S	N	Y	E				
AND	Ai,V	V	0000010000	000000 Ai	Data		==	◆	◆	==	==	3	Ai ← Ai • V		
	Ai,Ki	L	0110010000	00 Ai Ki			==	◆	◆	==	==	3	Ai ← Ai • Ki		
	Ai,<adr>	D	0000010000	001000 Ai	Adr (H)	Adr (L)	==	◆	◆	==	==	4	Ai ← Ai • <Adr>		
	Ai,<CD>	K	0000010000	010000 Ai			==	◆	◆	==	==	6	Ai ← Ai • <<CD>>		
	Ai,<SK+S>	S	0000010000	011000 Ai	S		==	◆	◆	==	==	7	Ai ← Ai • <SK+S>		
	Ai,<SK+S>+R	R	0000010000	100000 Ai	S	R	==	◆	◆	==	==	7	Ai ← Ai • <SK+S>+R		
	Ai,<SK+S>-R	Z	0000010000	101000 Ai	S	R	==	◆	◆	==	==	7	Ai ← Ai • <SK+S> - R		
	Ai,<SK+CD+S>	U	0000010000	110000 Ai	S		==	◆	◆	==	==	8	Ai ← Ai • <SK+CD+S>		
OR	Ai,<YG+S>	Y	0000010000	111000 Ai	S		==	◆	◆	==	==	7	Ai ← Ai • <YG+S>		
	Ai,V	V	0000010001	000000 Ai	Data		==	◆	◆	==	==	3	Ai ← Ai + V		
	Ai,Ki	L	0110010001	00 Ai Ki			==	◆	◆	==	==	3	Ai ← Ai + Ki		
	Ai,<adr>	D	0000010001	001000 Ai	Adr (H)	Adr (L)	==	◆	◆	==	==	4	Ai ← Ai + <Adr>		
	Ai,<CD>	K	0000010001	010000 Ai			==	◆	◆	==	==	6	Ai ← Ai + <<CD>>		
	Ai,<SK+S>	S	0000010001	011000 Ai	S		==	◆	◆	==	==	7	Ai ← Ai + <SK+S>		
	Ai,<SK+S>+R	R	0000010001	100000 Ai	S	R	==	◆	◆	==	==	7	Ai ← Ai + <SK+S>+R		
	Ai,<SK+S>-R	Z	0000010001	101000 Ai	S	R	==	◆	◆	==	==	7	Ai ← Ai + <SK+S> - R		
XOR	Ai,<SK+CD+S>	U	0000010001	110000 Ai	S		==	◆	◆	==	==	8	Ai ← Ai + <SK+CD+S>		
	Ai,<YG+S>	Y	0000010001	111000 Ai	S		==	◆	◆	==	==	7	Ai ← Ai + <YG+S>		
	Ai,V	V	0000010100	000000 Ai	Data		==	◆	◆	==	==	3	Ai ← Ai ⊕ V		
	Ai,Ki	L	0110010100	00 Ai Ki			==	◆	◆	==	==	3	Ai ← Ai ⊕ Ki		
	Ai,<adr>	D	0000010100	001000 Ai	Adr (H)	Adr (L)	==	◆	◆	==	==	4	Ai ← Ai ⊕ <Adr>		
	Ai,<CD>	K	0000010100	010000 Ai			==	◆	◆	==	==	6	Ai ← Ai ⊕ <<CD>>		
	Ai,<SK+S>	S	0000010100	011000 Ai	S		==	◆	◆	==	==	7	Ai ← Ai ⊕ <SK+S>		
	Ai,<SK+S>+R	R	0000010100	100000 Ai	S	R	==	◆	◆	==	==	7	Ai ← Ai ⊕ <SK+S>+R		
	Ai,<SK+S>-R	Z	0000010100	101000 Ai	S	R	==	◆	◆	==	==	7	Ai ← Ai ⊕ <SK+S> - R		
	Ai,<SK+CD+S>	U	0000010100	110000 Ai	S		==	◆	◆	==	==	8	Ai ← Ai ⊕ <SK+CD+S>		
	Ai,<YG+S>	Y	0000010100	111000 Ai	S		==	◆	◆	==	==	7	Ai ← Ai ⊕ <YG+S>		

OPERATION - I													
Oper	Op Code	Adr met	Instruction Format				Status Flags					A	Explanation
			1. Byte	2. Byte	3. Byte	4. Byte	T	S	N	Y	E		
CLR	Ki	L	01001011	01001011	Ki		0	1	0	0	0	3	Ki ← 0
	<Adr>	D	00001011	00101011	Adr (Yük)	Adr (Düş)	0	1	0	0	0	4	<Adr> ← 0
	<CD>	K	00001011	01001011			0	1	0	0	0	6	<<CD>> ← 0
	<SK+S>	S	00001011	01101011	S		0	1	0	0	0	7	<SK+S> ← 0
	<SK+S>+R	R	00001011	10001011	S	R	0	1	0	0	0	7	<SK+S> ← 0, + R
	<SK+S>-R	Z	00001011	10101011	S	R	0	1	0	0	0	7	<SK+S> ← 0, - R
	<SK+CD+S>	U	00001011	11001011	S		0	1	0	0	0	8	<SK+CD+S> ← 0
INC	<YG+S>	Y	00001011	11101011	S		0	1	0	0	0	7	<YG+S> ← 0
	Ki	L	01011000	01011000	Ki		▲	▲	▲	—	▲	3	Ki ← Ki + 1
	<Adr>	D	00011000	00101011	Adr (Yük)	Adr (Düş)	▲	▲	▲	—	▲	4	<Adr> ← <Adr> + 1
	<CD>	K	00011000	01001011			▲	▲	▲	—	▲	6	<<CD>> ← <<CD>> + 1
	<SK+S>	S	00011000	01101011	S		▲	▲	▲	—	▲	7	<SK+S> ← <SK+S> + 1
	<SK+S>+R	R	00011000	10001011	S	R	▲	▲	▲	—	▲	7	<SK+S> ← <SK+S> + 1, + R
	<SK+S>-R	Z	00011000	10101011	S	R	▲	▲	▲	—	▲	7	<SK+S> ← <SK+S> + 1, - R
DEC	<SK+CD+S>	U	00011000	11001011	S		▲	▲	▲	—	▲	8	<SK+CD+S> ← <SK+CD+S> + 1
	<YG+S>	Y	00011000	11101011	S		▲	▲	▲	—	▲	7	<YG+S> ← <YG+S> + 1
	Ki	L	01011001	01011001	Ki		▲	▲	▲	—	▲	3	Ki ← Ki - 1
	<Adr>	D	00011001	00101011	Adr (Yük)	Adr (Düş)	▲	▲	▲	—	▲	4	<Adr> ← <Adr> - 1
	<CD>	K	00011001	01001011			▲	▲	▲	—	▲	6	<<CD>> ← <<CD>> - 1
	<SK+S>	S	00011001	01101011	S		▲	▲	▲	—	▲	7	<SK+S> ← <SK+S> - 1
	<SK+S>+R	R	00011001	10001011	S	R	▲	▲	▲	—	▲	7	<SK+S> ← <SK+S> - 1, + R
COM	<SK+S>-R	Z	00011001	10101011	S	R	▲	▲	▲	—	▲	7	<SK+S> ← <SK+S> - 1, - R
	<SK+CD+S>	U	00011001	11001011	S		▲	▲	▲	—	▲	8	<SK+CD+S> ← <SK+CD+S> - 1
	<YG+S>	Y	00011001	11101011	S		▲	▲	▲	—	▲	7	<YG+S> ← <YG+S> - 1
	Ki	L	01011010	01011010	Ki		—	▲	▲	—	—	3	Ki ← com<Ki>
	<Adr>	D	00011010	00101011	Adr (Yük)	Adr (Düş)	—	▲	▲	—	—	4	<Adr> ← com<Adr>
	<CD>	K	00011010	01001011			—	▲	▲	—	—	6	<<CD>> ← com<<CD>>
	<SK+S>	S	00011010	01101011	S		—	▲	▲	—	—	7	<SK+S> ← com<SK+S>
NEG	<SK+S>+R	R	00011010	10001011	S	R	—	▲	▲	—	—	7	<SK+S> ← com<SK+S>, + R
	<SK+S>-R	Z	00011010	10101011	S	R	—	▲	▲	—	—	7	<SK+S> ← com<SK+S>, - R
	<SK+CD+S>	U	00011010	11001011	S		—	▲	▲	—	—	8	<SK+CD+S> ← com<SK+CD+S>
	<YG+S>	Y	00011010	11101011	S		—	▲	▲	—	—	7	<YG+S> ← com<YG+S>
	Ki	L	01011011	01011011	Ki		—	▲	▲	—	—	3	Ki ← neg<Ki>
	<Adr>	D	00011011	00101011	Adr (Yük)	Adr (Düş)	—	▲	▲	—	—	4	<Adr> ← neg<Adr>
	<CD>	K	00011011	01001011			—	▲	▲	—	—	6	<<CD>> ← neg<CD>>
CLR	<SK+S>	S	00011011	01101011	S		—	▲	▲	—	—	7	<SK+S> ← neg<SK+S>
	<SK+S>+R	R	00011011	10001011	S	R	—	▲	▲	—	—	7	<SK+S> ← neg<SK+S>, + R
	<SK+S>-R	Z	00011011	10101011	S	R	—	▲	▲	—	—	7	<SK+S> ← neg<SK+S>, - R
	<SK+CD+S>	U	00011011	11001011	S		—	▲	▲	—	—	8	<SK+CD+S> ← neg<SK+CD+S>
	<YG+S>	Y	00011011	11101011	S		—	▲	▲	—	—	7	<YG+S> ← neg<YG+S>
	N,Ki	L	01001110	11001110	N	Ki	—	▲	▲	—	—	3	Ki ← Ki(N=0)
	N,<adr>	D	00001110	00101110	Adr (Yük)	Adr (Düş)	—	▲	▲	—	—	4	<Adr> ← <Adr,N=0>
SET	N,<CD>	K	00001110	01001110	N		—	▲	▲	—	—	6	<<CD>> ← <CD,N=0>
	N,<SK+S>	S	00001110	01101110	N	S	—	▲	▲	—	—	7	<SK+S> ← <SK+S,N=0>
	N,<SK+S>+R	R	00001110	10001110	N	S	R	—	▲	▲	—	7	<SK+S> ← <SK+S,N=0>, + R
	N,<SK+S>-R	Z	00001110	10101110	N	S	R	—	▲	▲	—	7	<SK+S> ← <SK+S,N=0>, - R
	N,<SK+CD+S>	U	00001110	11001110	N	S		—	▲	▲	—	8	<SK+CD+S> ← <SK+CD+S,N=0>
	N,<YG+S>	Y	00001110	11101110	N	S		—	▲	▲	—	7	<YG+S> ← <YG+S,N=0>
	N,Ki	L	01001111	11001111	N	Ki	—	▲	▲	—	—	3	Ki ← Ki(N=1)
CLR	N,<adr>	D	00001111	00101110	Adr (Yük)	Adr (Düş)	—	▲	▲	—	—	4	<Adr> ← <Adr,N=1>
	N,<CD>	K	00001111	01001110	N		—	▲	▲	—	—	6	<<CD>> ← <CD,N=1>
	N,<SK+S>	S	00001111	01101110	N	S		—	▲	▲	—	7	<SK+S> ← <SK+S,N=1>
	N,<SK+S>+R	R	00001111	10001110	N	S	R	—	▲	▲	—	7	<SK+S> ← <SK+S,N=1>, + R
	N,<SK+S>-R	Z	00001111	10101110	N	S	R	—	▲	▲	—	7	<SK+S> ← <SK+S,N=1>, - R
	N,<SK+CD+S>	U	00001111	11001110	N	S		—	▲	▲	—	8	<SK+CD+S> ← <SK+CD+S,N=1>
	N,<YG+S>	Y	00001111	11101110	N	S		—	▲	▲	—	7	<YG+S> ← <YG+S,N=1>

OPERATION - II													
Oper	Op Code	Adr met	Instruction Format				Status Flags					A	Explanation
			1. Byte	2. Byte	3. Byte	4. Byte	T	S	N	Y	E		
NEG	Ki	L	01011001	01011001	Ki		—	▲	▲	—	—	3	Ki ← neg<Ki>
	<Adr>	D	00011001	00101011	Adr (Yük)	Adr (Düş)	—	▲	▲	—	—	4	<Adr> ← neg<Adr>
	<CD>	K	00011001	01001011			—	▲	▲	—	—	6	<<CD>> ← neg<CD>>
	<SK+S>	S	00011001	01101011	S		—	▲	▲	—	—	7	<SK+S> ← neg<SK+S>
	<SK+S>+R	R	00011001	10001011	S	R	—	▲	▲	—	—	7	<SK+S> ← neg<SK+S>, + R
	<SK+S>-R	Z	00011001	10101011	S	R	—	▲	▲	—	—	7	<SK+S> ← neg<SK+S>, - R
	<SK+CD+S>	U	00011001	11001011	S		—	▲	▲	—	—	8	<SK+CD+S> ← neg<SK+CD+S>
CLR	<YG+S>	Y	00011001	11101011	S		—	▲	▲	—	—	7	<YG+S> ← neg<YG+S>
	N,Ki	L	01001110	11001110	N	Ki	—	▲	▲	—	—	3	Ki ← Ki(N=0)
	N,<adr>	D	00001110	00101110	Adr (Yük)	Adr (Düş)	—	▲	▲	—	—	4	<Adr> ← <Adr,N=0>
	N,<CD>	K	00001110	01001110	N		—	▲	▲	—	—	6	<<CD>> ← <CD,N=0>
	N,<SK+S>	S	00001110	01101110	N	S	—	▲	▲	—	—	7	<SK+S> ← <SK+S,N=0>
	N,<SK+S>+R	R	00001110	10001110	N	S	R	—	▲	▲	—	7	<SK+S> ← <SK+S,N=0>, + R
	N,<SK+S>-R	Z	00001110	10101110	N	S	R	—	▲	▲	—	7	<SK+S> ← <SK+S,N=0>, - R
SET	N,<SK+CD+S>	U	00001110	11001110	N	S		—	▲	▲	—	8	<SK+CD+S> ← <SK+CD+S,N=0>
	N,<YG+S>	Y	00001110	11101110	N	S		—	▲	▲	—	7	<YG+S> ← <YG+S,N=0>
	N,Ki	L	01001111	11001111	N	Ki	—	▲	▲	—	—	3	Ki ← Ki(N=1)
	N,<adr>	D	00001111	00101110	Adr (Yük)	Adr (Düş)	—	▲	▲	—	—	4	<Adr> ← <Adr,N=1>
	N,<CD>	K	00001111	01001110	N		—	▲	▲	—	—	6	<<CD>> ← <CD,N=1>
	N,<SK+S>	S	00001111	01101110	N	S	—	▲	▲	—	—	7	<SK+S> ← <SK+S,N=1>
	N,<SK+S>+R	R	00001111	10001110	N	S	R	—	▲	▲	—	7	<SK+S> ← <SK+S,N=1>, + R
CLR	N,<SK+S>-R	Z	00001111	10101110	N	S	R	—	▲	▲	—	7	<SK+S> ← <SK+S,N=1>, - R
	N,<SK+CD+S>	U	00001111	11001110	N	S		—	▲	▲	—	8	<SK+CD+S> ← <SK+CD+S,N=1>
	N,<YG+S>	Y	00001111	11101110	N	S		—	▲	▲	—	7	<YG+S> ← <YG+S,N=1>

OPERATION INSTRUCTIONS													
Oper	Op Code	Adr met	Instruction Format				Status Reg.					A	Explanation
			1. Byte		2. Byte		T	S	N	Y	E		
CLR	E	L	010011100	10		000	—	—	—	—	0	1	$E \leftarrow 0$
	Y	L	010011100	10		001	—	—	—	0	—	1	$Y \leftarrow 0$
	N	L	010011100	10		010	—	—	0	—	—	1	$N \leftarrow 0$
	S	L	010011100	10		011	—	0	—	—	—	1	$S \leftarrow 0$
	T	L	010011100	10		100	0	—	—	—	—	1	$T \leftarrow 1$
SET	E	L	010011110	10		000	—	—	—	—	1	1	$E \leftarrow 1$
	Y	L	010011110	10		001	—	—	—	1	—	1	$Y \leftarrow 1$
	N	L	010011110	10		010	—	—	1	—	—	1	$N \leftarrow 1$
	S	L	010011110	10		011	—	1	—	—	—	1	$S \leftarrow 1$
	T	L	010011110	10		100	1	—	—	—	—	1	$T \leftarrow 1$
INC	Kii	L	011110000	01		Kii	↕	↕	↕	—	↕	2	$Kii \leftarrow Kii + 1$
DEC	Kii	L	011110001	01		Kii	↕	↕	↕	—	↕	2	$Kii \leftarrow Kii - 1$
DAA	Ai	L	010101000	01		Ai	—	—	—	0	0	2	Binary to Decimal
PSH	Ai	L	010101011	01		Ai	—	—	—	—	—	2	Push Ai to Stack
PUL	Ai	L	010101110	01		Ai	—	↕	↕	—	—	2	Pull Stack to Ai
EIN		L	110000000				—	—	—	—	—	1	Enable Interrupt
DIN		L	110000001				—	—	—	—	—	1	Disable Interrupt
NOP		L	110000010				—	—	—	—	—	1	No Operation
RTS		L	110001000				—	—	—	—	—	5	Return from subroutine
RTI		L	110001001				—	—	—	—	—	15	Return from interrupt
INT		L	110000011				—	—	—	—	—	15	Software Interrupt

SHIFT & ROTATE INSTRUCTIONS													
Oper	Op Code	Adr met	Instruction Format				Status Reg.					A	Explanation
			1. Byte	2. Byte	3. Byte	4. Byte	T	S	N	Y	E		
LSL	Ki	L	010101111	01 0000	Ki		↕	↕	↕	↕	↕	1	
	<Adr>	D	000101111	00 0101	Adr (H)	Adr (L)	↕	↕	↕	↕	↕	2	
	<CD>	K	000101111	01 0001			↕	↕	↕	↕	↕	3	
	<SK+S>	S	000101111	01 1001	\$		↕	↕	↕	↕	↕	4	
	<SK+S>+R	R	000101111	10 0001	\$	R	↕	↕	↕	↕	↕	5	
	<SK+S>-R	Z	000101111	10 1001	\$	R	↕	↕	↕	↕	↕	5	
	<SK+CD+S>	U	000101111	11 0001	\$		↕	↕	↕	↕	↕	6	
	<YG+S>	Y	000101111	11 1001	\$		↕	↕	↕	↕	↕	4	
LSR	Ki	L	010111000	01 0001	Ki		↕	↕	↕	↕	↕	1	
	<Adr>	D	000111000	00 0101	Adr (H)	Adr (L)	↕	↕	↕	↕	↕	2	
	<CD>	K	000111000	01 0001			↕	↕	↕	↕	↕	3	
	<SK+S>	S	000111000	01 1001	\$		↕	↕	↕	↕	↕	4	
	<SK+S>+R	R	000111000	10 0001	\$	R	↕	↕	↕	↕	↕	5	
	<SK+S>-R	Z	000111000	10 1001	\$	R	↕	↕	↕	↕	↕	5	
	<SK+CD+S>	U	000111000	11 0001	\$		↕	↕	↕	↕	↕	6	
	<YG+S>	Y	000111000	11 1001	\$		↕	↕	↕	↕	↕	4	
ASR	Ki	L	010111001	01 0001	Ki		↕	↕	↕	↕	↕	1	
	<Adr>	D	000111001	00 0101	Adr (H)	Adr (L)	↕	↕	↕	↕	↕	2	
	<CD>	K	000111001	01 0001			↕	↕	↕	↕	↕	3	
	<SK+S>	S	000111001	01 1001	\$		↕	↕	↕	↕	↕	4	
	<SK+S>+R	R	000111001	10 0001	\$	R	↕	↕	↕	↕	↕	5	
	<SK+S>-R	Z	000111001	10 1001	\$	R	↕	↕	↕	↕	↕	5	
	<SK+CD+S>	U	000111001	11 0001	\$		↕	↕	↕	↕	↕	6	
	<YG+S>	Y	000111001	11 1001	\$		↕	↕	↕	↕	↕	4	
ROL	Ki	L	010111010	01 0001	Ki		↕	↕	↕	↕	↕	1	
	<Adr>	D	000111010	00 0101	Adr (H)	Adr (L)	↕	↕	↕	↕	↕	2	
	<CD>	K	000111010	01 0001			↕	↕	↕	↕	↕	3	
	<SK+S>	S	000111010	01 1001	\$		↕	↕	↕	↕	↕	4	
	<SK+S>+R	R	000111010	10 0001	\$	R	↕	↕	↕	↕	↕	5	
	<SK+S>-R	Z	000111010	10 1001	\$	R	↕	↕	↕	↕	↕	5	
	<SK+CD+S>	U	000111010	11 0001	\$		↕	↕	↕	↕	↕	6	
	<YG+S>	Y	000111010	11 1001	\$		↕	↕	↕	↕	↕	4	
ROR	Ki	L	010111011	01 0001	Ki		↕	↕	↕	↕	↕	1	
	<Adr>	D	000111011	00 0101	Adr (H)	Adr (L)	↕	↕	↕	↕	↕	2	
	<CD>	K	000111011	01 0001			↕	↕	↕	↕	↕	3	
	<SK+S>	S	000111011	01 1001	\$		↕	↕	↕	↕	↕	4	
	<SK+S>+R	R	000111011	10 0001	\$	R	↕	↕	↕	↕	↕	5	
	<SK+S>-R	Z	000111011	10 1001	\$	R	↕	↕	↕	↕	↕	5	
	<SK+CD+S>	U	000111011	11 0001	\$		↕	↕	↕	↕	↕	6	
	<YG+S>	Y	000111011	11 1001	\$		↕	↕	↕	↕	↕	4	

COMPARE INSTRUCTIONS											
Oper	Op Code	Adr met	Instruction Format				Status Reg.				
			1. Byte	2. Byte	3. Byte	4. Byte	T	S	N	Y	E
CMP	Ki,V	V	0 0 0 1 1 1 1 0	0 0 0 0 0 Ki	Data		◆	◆	◆	◆	◆
	Ki,Kj	L	0 1 0 1 1 1 1 0	0 0 Ki Kj			◆	◆	◆	◆	◆
	Ki,<adr>	D	0 0 0 1 1 1 1 0	0 0 1 0 0 Ki	Adr (H)	Adr (L)	◆	◆	◆	◆	◆
	Ki,<CD>	K	0 0 0 1 1 1 1 0	0 1 0 0 0 Ki			◆	◆	◆	◆	◆
	Ki,<SK+S>	S	0 0 0 1 1 1 1 0	0 1 1 0 0 Ki	S		◆	◆	◆	◆	◆
	Ki,<SK+S>+R	R	0 0 0 1 1 1 1 0	1 0 0 0 0 Ki	S	R	◆	◆	◆	◆	◆
	Ki,<SK+S>-R	Z	0 0 0 1 1 1 1 0	1 0 1 0 0 Ki	S	R	◆	◆	◆	◆	◆
	Ki,<SK+CD+S>	U	0 0 0 1 1 1 1 0	1 1 0 0 0 Ki	S		◆	◆	◆	◆	◆
CMP	Kii,VV	V	0 0 1 1 1 1 1 0	0 0 0 0 0 Kii	Data (H)	Data (L)	◆	◆	◆	◆	◆
	Kii,Kij	L	0 1 1 1 1 1 1 0	0 0 Kii Kij			◆	◆	◆	◆	◆
	Kii,<adr>	D	0 0 1 1 1 1 1 0	0 0 1 0 0 Kii	Adr (H)	Adr (L)	◆	◆	◆	◆	◆
	Kii,<CD>	K	0 0 1 1 1 1 1 0	0 1 0 0 0 Kii			◆	◆	◆	◆	◆
	Kii,<SK+S>	S	0 0 1 1 1 1 1 0	0 1 1 0 0 Kii	S		◆	◆	◆	◆	◆
	Kii,<SK+S>+R	R	0 0 1 1 1 1 1 0	1 0 0 0 0 Kii	S	R	◆	◆	◆	◆	◆
	Kii,<SK+S>-R	Z	0 0 1 1 1 1 1 0	1 0 1 0 0 Kii	S	R	◆	◆	◆	◆	◆
	Kii,<SK+CD+S>	U	0 0 1 1 1 1 1 0	1 1 0 0 0 Kii	S		◆	◆	◆	◆	◆
BIT	Ki,V	V	0 0 0 1 1 1 1 1	0 0 0 0 0 Ki	Data		◆	◆	◆	◆	◆
	Ki,Kj	L	0 1 0 1 1 1 1 1	0 0 Ki Kj			◆	◆	◆	◆	◆
	Ki,<adr>	D	0 0 0 1 1 1 1 1	0 0 1 0 0 Ki	Adr (H)	Adr (L)	◆	◆	◆	◆	◆
	Ki,<CD>	K	0 0 0 1 1 1 1 1	0 1 0 0 0 Ki			◆	◆	◆	◆	◆
	Ki,<SK+S>	S	0 0 0 1 1 1 1 1	0 1 1 0 0 Ki	S		◆	◆	◆	◆	◆
	Ki,<SK+S>+R	R	0 0 0 1 1 1 1 1	1 0 0 0 0 Ki	S	R	◆	◆	◆	◆	◆
	Ki,<SK+S>-R	Z	0 0 0 1 1 1 1 1	1 0 1 0 0 Ki	S	R	◆	◆	◆	◆	◆
	Ki,<SK+CD+S>	U	0 0 0 1 1 1 1 1	1 1 0 0 0 Ki	S		◆	◆	◆	◆	◆

JUMP & BRANCH INSTRUCTIONS											
Op Code	Adr met	Instruction Format				A	Explanation				
		1. Byte	2. Byte	3. Byte	4. Byte						
BRA V	B	1 0 0 0 0 0 0 0	Step count			2	Branch Always (V step)				
JMP Adr	D	0 0 0 1 1 1 1 0	0 0 1 0 1	Adr (H)	Adr (L)	2	Jump Always (To address)				
JMC S,Adr	D	0 0 0 1 1 1 1 1	0 0 1 1 1 0 1 1	Adr (H)	Adr (L)	3	S=1 => jump to address				
JMC N,Adr	D	0 0 0 1 1 1 1 1	0 0 1 1 1 0 1 0	Adr (H)	Adr (L)	3	N=1 => jump to address				
JMC E,Adr	D	0 0 0 1 1 1 1 1	0 0 1 1 1 0 0 0	Adr (H)	Adr (L)	3	E=1 => jump to address				
JMC T,Adr	D	0 0 0 1 1 1 1 1	0 0 1 1 1 1 1 0	Adr (H)	Adr (L)	3	T=1 => jump to address				
BEQ	B	1 0 0 0 0 0 0 1	Step count			2	Branch if equal (V step)				
BNE	B	1 0 0 0 0 0 1 0	Step count			2	Branch if not equal (V step)				
BGT V	B	1 0 0 0 0 0 1 1	Step count			2	Branch if greater (V step)				
BGE V	B	1 0 0 0 0 1 0 0	Step count			2	Branch if greater or equal				
BLS V	B	1 0 0 0 0 1 0 1	Step count			2	Branch if less than				
BHI V	B	1 0 0 0 0 1 1 0	Step count			2	Branch if higher				
BHE V	B	1 0 0 0 0 1 1 1	Step count			2	Branch if higher or equal				
BLO V	B	1 0 0 0 1 0 0 0	Step count			2	Branch if lower				
BIO V	B	1 0 0 0 1 0 0 1	Step count			2	T=1 => jump V step				
BNO V	B	1 0 0 0 1 0 1 0	Step count			2	T=0 => jump V step				
BIC V	B	1 0 0 0 1 0 1 1	Step count			2	E=1 => jump V step				
BNC V	B	1 0 0 0 1 1 0 0	Step count			2	E=0 => jump V step				
BIH V	B	1 0 0 0 1 1 0 1	Step count			2	Y=1 => jump V step				
BNH V	B	1 0 0 0 1 1 1 0	Step count			2	Y=0 => jump V step				
BSR V	B	1 0 0 0 1 1 1 1	Step count			2	Branch to subprogram (V step)				
JSR Adr	D	0 0 0 1 0 1 0 0	0 0 1 0 1	Adr (H)	Adr (L)	5	Branch to subprogram (Address)				
BSC S,V	B	1 0 0 1 0 0 1 1	Step count			6	S=1 => jump to subprogram (V step)				
BSC N,V	B	1 0 0 1 0 0 1 0	Step count			6	N=1 => jump to subprogram (V step)				
BSC E,V	B	1 0 0 1 0 0 0 0	Step count			6	E=1 => jump to subprogram (V step)				
BSC T,V	B	1 0 0 1 0 1 0 0	Step count			6	T=1 => jump to subprogram (V step)				
BSC S,Adr	D	0 0 0 1 0 1 0 1	0 0 1 1 1 0 1 1	Adr (H)	Adr (L)	6	S=1 => jump to subprogram (Address)				
BSC N,Adr	D	0 0 0 1 0 1 0 1	0 0 1 1 1 0 1 0	Adr (H)	Adr (L)	6	N=1 => jump to subprogram (Address)				
BSC E,Adr	D	0 0 0 1 0 1 0 1	0 0 1 1 1 0 0 0	Adr (H)	Adr (L)	6	E=1 => jump to subprogram (Address)				
BSC T,Adr	D	0 0 0 1 0 1 0 1	0 0 1 1 1 1 1 0	Adr (H)	Adr (L)	6	T=1 => jump to subprogram (Address)				
DBNZ Ki,V	B	1 1 0 0 0 1 1 0	0 1 Ki	Step count		8	Decrease Ki, branch if not zero (V step)				
DBNZ <Adr>,V	B	1 1 0 0 0 1 1 1	Step count	Adr (H)	Adr (L)	9	Decrease M[adr], branch if not zero (V step)				