

EE141-Fall 2008 Digital Integrated Circuits

Lecture 21 Domino Logic

EECS141

Lecture #21

1



Domino Logic

EECS141

Lecture #21

4

Announcements


- Project phase 2 out today, due next Fri.

EECS141

Lecture #21

2

Domino Logic



EECS141

Lecture #21

5

Class Material


- Last lecture
 - Dynamic logic
- Today's lecture
 - Domino logic
- Reading
 - Chapter 7

EECS141

Lecture #21

3

Why Named Domino?



Like falling dominos!

EECS141


Lecture #21

6

Properties of Domino Logic

- Only non-inverting logic can be implemented
- Very high speed
 - static inverter can be skewed, only L-H transition critical
 - Input capacitance reduced – smaller logical effort

Buffer "Average" LE




$$LE_{\text{dom}} = \frac{2}{3}$$

$$LE_{\text{inv}} = \frac{5}{6}$$

$$\pi LE = \frac{10}{18}$$

$$\text{"Average" } LE = \sqrt{\pi LE} \approx \frac{2}{3}$$


Domino Logic LE




Optimal EF/stage with Domino

- Domino buffers are faster than static CMOS inverters
- Is optimal EF/stage for a chain of domino gates still 4?


Domino Logic LE (skewed static gate)



Designing with Domino Logic




Footless Domino




The first gate in the chain needs a foot switch
Precharge is rippling – short-circuit current

Differential (Dual Rail) Domino




Allows inverting gates to be built

Footless Domino




Can mitigate short-circuit current by alternating between footed and unfooted domino

np-CMOS




Only 0 \rightarrow 1 transitions allowed at inputs of PDN
Only 1 \rightarrow 0 transitions allowed at inputs of PUN

Footless Domino



To eliminate the short-circuit current, can delay the clock for each stage

NORA Logic



Fast, but **EXTREMELY** sensitive to noise!

Next Lecture

- Flops and Latches