

EHD 322E Digital Electronic Circuits

Dynamic Power Consumption
of an inverter

What is the source of power/energy? \rightarrow power supply (batteries, capacitors, inductors)

How is it consumed? \rightarrow through heating
flow of electrons (current)

$$\text{power} = \frac{\text{energy}}{\text{time}}$$


Total supplied energy ($E_{\text{supp.}}$)

Energy stored in the circuit (E_{sto}) + Energy consumed by the circuit via heating (E_c)


$$E_{\text{supp}} = E_{\text{sto}} + E_c$$

- Energy supplied by power supplies
- Energy stored via capacitors and inductors
- Energy consumed by circuit elements.

① Energy consumed in charging (capacitor) ②



model
≡



$$E_{\text{supp}} = \int_0^{\infty} I_c(t) V_{DD} dt \quad \text{by } \underline{V_{DD}}$$

$$I_c(t) = C_L \frac{dV_c(t)}{dt}, \quad V_{\text{out}} = V_c$$

$$\Rightarrow E_{\text{supp}} = C_L V_{DD} \int_0^{V_{DD}} dV_{\text{out}} = C_L V_{DD}^2 \Rightarrow \boxed{E_{\text{supp}} = C_L V_{DD}^2}$$

by capacitor

$$E_{\text{st}} = \int_0^{\infty} I_c(t) V_c(t) dt, \quad I_c(t) = C_L \frac{dV_c(t)}{dt}, \quad V_{\text{out}} = V_c$$

$$\Rightarrow E_{\text{st}} = C_L \int_0^{V_{DD}} V_{\text{out}} dV_{\text{out}}$$


$$\Rightarrow \boxed{E_{\text{st}} = C_L \frac{V_{DD}^2}{2}}$$

$$\Rightarrow E_C = E_{\text{PS}} - E_{\text{st}}$$

$$\boxed{E_C = \frac{C_L V_{DD}^2}{2}}$$

consumed energy through heating in the PMOS driver.

② Energy consumed in discharging



E_{supp} : Energy stored by capacitors during charging

$$E_{\text{supp}}: E_{\text{st}} (\text{charging}) = \frac{C_L V_{DD}^2}{2}$$

$$E_{\text{st}} = 0$$

$$\Rightarrow E_C = E_{\text{supp}} = \frac{C_L V_{DD}^2}{2}$$

consumed energy through heating in the NMOS tran.


Total energy consumed in charging and discharges

$$E_{C-\text{total}} = \frac{C_L V_{DD}^2}{2} + \frac{C_L V_{DD}^2}{2} = C_L V_{DD}^2$$

④

Power is energy/time

Average power consumption in 1 period



$$P_{av} = \frac{E_{c-total}}{T_{IN}} = \frac{C_L V_{DD}^2}{T_{IN}} = C_L V_{DD}^2 f_{IN}$$

$$T_{IN} \gg T_{clk} \Rightarrow f_{IN} \leq f_{clk}$$

Ex Consider an Intel Core i5 microprocessor, 32nm with a clock frequency of 3.6 GHz. It has 4 billion trans (0.5 nmos, 0.5 pmos) and $C_L = 10 \text{ fF}$ for each transistor; $V_{DD} = 1 \text{ V}$.

Calculate the max power consumption?

for one nmos/ pmos pair $P_{av} \leq \frac{C_L V_{DD}^2}{T_{clk}} f_{clk}$
 $\leq 10 \cdot 10^{-15} \cdot 3 \cdot 10^9$
 $P_{av} \leq 30 \cdot 10^{-6} \text{ W}$

for $0.5 \cdot 10^9$ pairs $P_{av} \leq 15 \text{ kW}$ too high (should be $< 100 \text{ W}$)

Why?
not all trans work in freq.
trans. are not at the same time