




23/02/15-W4


①

EHB 322E Digital Electronic Circuits SPRING 2015

Delay in CMOS Inverters



t_r : rise time
 t_f : fall time



$$t_p = \frac{t_{PLH} + t_{PHL}}{2}$$


Average propagation delay

t_{PLH} : Propagation delay when the output switches from low to high
 t_{PHL} : Propagation delay when the output switches from high to low

(2)



Calculating Propagation Delays

① t_{PLH} : output is charging



C_L is the equivalent output capacitor.

Charging Model



- Pull-up network (M_P) is modeled as a resistor ($I_{DP} - V_{DSP}$ relation is not linear)
- Pull-down network (M_N) is modeled as open switch



$$t_{PLH} = - \ln(1-0.5) R_P C_L = 0.69 R_P C_L$$

50% of output

3

② t_{PHL} : output is discharging

Discharging Model



- Pull-up network (MP) is modeled as an open switch
- Pull-down network (MN) is modeled as a resistor

$$t_{PHL} = -\ln(1 - 0.5) R_N C_L = 0.69 R_N C_L$$

How to decrease t_{PHL} and t_{PLH} ?

- ① $W_N \uparrow$ $\frac{\Delta V_{DSN}}{\Delta I_{DN}} \downarrow$ $R_N \downarrow$ $(\propto \frac{1}{W})$ $C_{GON} \uparrow$ $(\propto W)$ $C_L \uparrow$ (C_{GOT}) $t_{PHL} \downarrow$
- ② $W_P \uparrow$ $\frac{\Delta V_{DSP}}{\Delta I_{DP}} \downarrow$ $R_P \downarrow$ $C_{GDP} \uparrow$ $C_L \uparrow$ $t_{PLH} \downarrow$
- ③ $V_{DD} \uparrow$ $R_N \downarrow$ $R_P \downarrow$ $\text{Power} \uparrow$ $t_{PLH} \downarrow$ $t_{PHL} \downarrow$
 $I_{DQ} \propto (V_{DD})^2$ in sat.

(9)

$$R_N = \frac{1}{2K_N \ln 2} \frac{1}{V_{DD} - V_{TN}} \left(\frac{2V_{TN}}{V_{DD} - V_{TN}} + \ln \frac{3V_{DD} - 4V_{TN}}{V_{DD}} \right)$$

$$R_P = \frac{1}{2K_P \ln 2} \frac{1}{V_{DD} + V_{TP}} \left(\frac{-2V_{TP}}{V_{DD} + V_{TP}} + \ln \frac{3V_{DD} + 4V_{TP}}{V_{DD}} \right)$$

$$V_{TN} > 0$$

$$K_N = \frac{1}{2} \mu_n C_{ox} \frac{W_N}{L_N}$$

$$V_{TP} < 0$$

$$K_P = \frac{1}{2} \mu_p C_{ox} \frac{W_P}{L_P}$$

$$t_{PHL} = \ln 2 R_N C_L \quad \text{only depend on NMOS parameters}$$

$$t_{PLH} = \ln 2 R_P C_P \quad \text{only depend on PMOS parameters}$$

Ex $R_N = \frac{30k\Omega}{(W/L)_N}$ and $R_P = \frac{80k\Omega}{(W/L)_P}$ are given.

If $C_L = 6 \text{ fF}$, and $t_{PHL} < 40 \text{ ps}$ and

$$t_{PLH} < 40 \text{ ps}$$

desired, determine the minimum $\left(\frac{W}{L}\right)$ ratios.

$$t_{PHL} = 0.69 \left(\frac{30k}{(W/L)_N} \right) \cdot 6 \cdot 10^{-15} = 40 \cdot 10^{-12} \Rightarrow \left(\frac{W}{L}\right)_N = 3.1 \rightarrow \underline{\underline{4}}$$

$$t_{PLH} = 0.69 \left(\frac{80k}{(W/L)_P} \right) \cdot 6 \cdot 10^{-15} = 40 \cdot 10^{-12} \Rightarrow \left(\frac{W}{L}\right)_P = 8.28 \rightarrow \underline{\underline{9}}$$

$$t_{PHL} = \frac{C_L L_N}{\mu_n C_{ox} W_N} M_N$$

$$t_{PLH} = \frac{C_L L_P}{\mu_p C_{ox} W_P} M_P$$

$$M_N = f(V_{DD}, V_{TN})$$

$$M_P = f(V_{DD}, V_{TP})$$

independent of W and L

$$t_{PHL} = \frac{C_L}{C_N} \tau_N \quad (\tau_N)$$

$$C_N = C_{ox} W_N L_N$$

$$t_{PLH} = \frac{C_L}{C_P} \tau_P$$

$$C_P = C_{ox} W_P L_P$$

$C_N + C_P \approx C_{in}$ of an inverter

$$\tau_N = M_N \frac{L_N^2}{\mu_n}$$

$$\tau_P = M_P \frac{L_P^2}{\mu_p}$$


constant for a certain technology
($L_{min} = L_N = L_P$)

(6)

Chain Inverters


Purpose: to drive large capacitors

- Consider a circuit block (MUX) supposed to drive a large load capacitor.



R_{n-in}
(6)

R_{n-out}
(4)



$R_{n-out} \uparrow \quad C_L \uparrow \quad \text{Delay} \uparrow$

- Supposed that the block has equivalent resistors

$$R_{n-eq} = R_{p-eq} = R_{n-inv} = R_{p-inv}$$


(min size) (min size)

\Downarrow

$$C_{n-eq} = C_{p-inv} \quad C_{p-eq} = C_{p-inv}$$

Min size number ($R_v = R_p$)

(7)



$$A = \frac{\tau_p}{\tau_n}$$

$$t_{PHL} = \frac{C_L}{C_N} \tau_n, C_N = W_n L C_{ox}$$

$$t_{PLH} = \frac{C_L}{C_P} \tau_p, C_P = A W_n L C_{ox}$$

$$t_{PHL} = t_{PLH}$$

$$\Rightarrow C_P = A \cdot C_N$$

Ex

$$C_L = 30 \text{ nF}$$


$$A = 2$$

$$C_{n-cg} = 1 \text{ nF}$$


$$\tau_n = 1 \text{ ns}$$

$$C_{p-cg} = 2 \text{ nF}$$

$$\tau_p = 2 \text{ ns}$$



Find t_{PHL} and t_{PLH}



Find t_{PHL} and t_{PLH}

$$W_{n1} = L_{min}$$


$$W_{p1} = A \cdot L_{min}$$

$$W_{n2} = 3W_{n1}$$

$$W_{p2} = 3A W_{n1}$$

⑧

- Suppose that inverters have only input internal capacitors (no output internal capacitors)



$$C_N = W_N L C_{ox} \quad C_P = W_P L C_{ox}$$

- Suppose that the block has no output internal capacitors

a)


$$t_{PHL} = \frac{C_L}{C_N} \tau_N = \frac{30}{1} \tau_N = 30 \tau_N$$

$$t_{PLH} = \frac{C_L}{C_P} \tau_P = \frac{30}{2} \tau_P = 15 \tau_P$$

b)

$$t_{PHL} = t_{PHL-2} + t_{PLH-1} + t_{PHL-block}$$

$$t_{PLH} = t_{PLH-2} + t_{PHL-1} + t_{PLH-block}$$



$$C_{N1} = 1 \text{ fF} \quad C_{N2} = 3 \text{ fF}$$

$$C_{P1} = 2 \text{ fF} \quad C_{P2} = 6 \text{ fF}$$

(9)

$$t_{PHL-2} = \frac{C_L}{C_{N-2}} \tau_N = \frac{30}{3} \cdot 1n = 10n$$

$$t_{PLH-1} = \frac{C_{N2} + C_{P2}}{C_{P1}} \tau_P = \frac{9}{2} \cdot 2n = 9n$$

$$t_{PHL-Block} = \frac{C_{N1} + C_{P1}}{C_{N-eq}} \tau_N = \frac{3}{1} \cdot 1n = 3n$$

$$t_{PHL} = 22ns //$$

$$t_{PLH-2} = \frac{30}{6} \cdot 2 = 10n //$$

$$t_{PHL-1} = \frac{9}{1} \cdot 1 = 9n //$$


$$t_{PLH-Block} = \frac{3}{2} \cdot 2 = 3n //$$

$$t_{PLH} = 22ns //$$

Adding two inverters make the delay 22ns from 30ns//
8ns ($\approx 30\%$) improvement

How to select the sizes and the number of buffers?


Now to optimize $t_p = \frac{t_{pHL} + t_{pLH}}{2}$



$$A = \frac{W_{P,i}}{W_{N,i}} = \frac{\tau_p}{C_N} \quad \underline{1 \leq i \leq n}$$

$$B = \frac{W_{P,i+1}}{W_{P,i}} = \frac{W_{N,i+1}}{W_{N,i}}$$

$$\begin{aligned} W_{N1} &= L_{in} = L_{N1} & W_{N2} &= B L_{in} & W_{Nn} &= B^{(n-1)} L_{in} \\ W_{P1} &= A \cdot L_{in} & W_{P2} &= A B L_{in} & W_{Pn} &= A \cdot B^{(n-1)} L_{in} \end{aligned}$$



no internal output capacitors $\neg \equiv \neg$

block equivalent cgs

(11)

$$C_{N-eq} = C_{N1}$$

$$C_{P-eq} = C_{P1}$$

$$C_{P1} = A \cdot C_{N1}$$

$$C_{P2} = A \cdot B \cdot C_{N1}$$

$$C_{Pn} = A B^{(n-1)} C_{N1}$$

$$C_{N1}$$

$$C_{N2} = B \cdot C_{N1}$$

$$C_{Nn} = B^{(n-1)} C_{N1}$$

$$C_L = C_{PnH} + C_{NnH} = \underline{(A+1) B^n C_{N1}} \Rightarrow B^n \sqrt{\frac{C_L}{C_{N1}}} \rightarrow C_{P1} + C_{N1}$$

$$\epsilon_{PHL} = \epsilon_{PLH} = \epsilon_{PBLH} + \epsilon_{P1} + \epsilon_{P2} + \dots + \epsilon_{Pn}$$

$$\epsilon_p = \epsilon_{PHL} = \epsilon_{PLH} = \frac{C_L}{C_N} \tau_N = \frac{C_L}{C_P} \tau_P$$

$$\epsilon_{PBlock} = \frac{C_{N1} + C_{P1}}{C_{N-eq}} \tau_N = (A+1) \tau_N$$

$$\epsilon_{P1} = \frac{C_{N2} + C_{P2}}{C_{N1}} \tau_N = (A+1) B \tau_N$$

$$\epsilon_{P2} = \frac{C_{N3} + C_{P3}}{C_{N2}} \tau_N = (A+1) B \tau_N$$


$$\epsilon_{Pn-1} = \dots = (A+1) B \tau_N$$

$$\epsilon_{Pn} = \frac{C_L}{C_{Nn}} \tau_N = (A+1) B \tau_N$$

$$t_p = (A+1) \tau_N + (A+1) \cdot B \tau_N \cdot n$$

$$t_p = (A+1) \tau_N + (A+1) \left(\frac{C_L}{C_{IN}} \right)^{1/n} \cdot n$$

$$\frac{dt_p}{dn} = \left(\frac{C_L}{C_{IN}} \right)^{1/n} + \left(\frac{C_L}{C_{IN}} \right)^{1/n} \ln \left(\frac{C_L}{C_{IN}} \right) \frac{-1}{n^2} \cdot n$$

$$\frac{dt_p}{dn} = 0 \Rightarrow 1 - \ln \left(\frac{C_L}{C_{IN}} \right) / n = 0$$


$$\Rightarrow n = \ln \left(\frac{C_L}{C_{IN}} \right)$$

$$\Rightarrow B = \left(\frac{C_L}{C_{IN}} \right)^{\left(\frac{1}{\ln \left(\frac{C_L}{C_{IN}} \right)} \right)}$$

Reminder

$$\frac{d}{dx} (a^u) = a^u (\ln a) \left(\frac{du}{dx} \right)$$

How to design an inverter chain?

Step by Step

- 1) Determine A to make $t_{PHL} = t_{PLH}$ for each block, gate, or inverter
- 2) Determine $n = \ln \left(\frac{C_L}{C_{IN}} \right)$
 - round to the nearest odd number if inverter is intended
 - round to the nearest odd number if buffer is needed
- 3) Determine $B = \left(\frac{C_L}{C_{IN}} \right)^{1/n(\text{rounded})}$

(or better)

(13)

Ex Design an inverter chain to invert the block's output.

$t_{P0L} = t_{PLH}$ for markers. Determine W values

of all markers.

$$C_L = 100 \text{ pF} \quad C_{IN} = 3 \text{ pF}$$

$$L_{MN} = 1 \mu$$

$$W_{min} = 1 \mu$$

$$\mu_n = 2 \mu\text{p}$$

$$M_P = 1.5 M_N$$

Remember

$$\tau_N = M_N \frac{L_N^2}{\mu_n}$$


$$\tau_P = M_P \frac{L_P^2}{\mu_p}$$

In exam, I might want go to calculate τ_N, τ_P

$$A = \frac{\tau_P}{\tau_N} = \frac{M_P}{M_N} \cdot \frac{\mu_n}{\mu_p} = 1.5 \cdot 2 = 3 //$$

$$n = \ln(100/3) = 3.5 \xrightarrow{\text{marker}} \underline{\underline{3}}$$

$$B = \left(\frac{100}{3} \right)^{1/3} \approx 3.2$$



$$A = \frac{W_{Pi}}{W_{Ni}}$$

$$B = \frac{W_{Ni+1}}{W_{Ni}} = \frac{W_{Pi+1}}{W_{Pi}}$$

$$\Rightarrow W_{N1} = L_{MN} = 1 \mu //$$

$$W_{N2} = W_{N1} \cdot B = 3.2 \mu //$$

$$W_{P1} = A W_{N1} = 3 \mu //$$

$$W_{P2} = A W_{N2} = 9.6 \mu //$$

$$\Rightarrow W_{N3} = W_{N2} \cdot B = 10.2 \mu //$$

$$W_{P3} = A W_{N3} = 30.7 \mu //$$