




09/02/25-W2

①

EHR 322E Digital Electronic Circuits SPRING 2015

Devices for digital circuits






of terminals

2

3 terminals

4 terminals

I vs. V
Ideal



V-I Models

$$I_D = I_S (e^{V_D/V_T} - 1)$$

$$I_C = I_S (e^{V_{BE}/V_T} - 1)$$

$$I_B = \frac{I_C}{\beta} \quad (\beta > 40)$$

$$I_E = (\beta + 1) I_B$$

$$I_D = K (V_{GS} - V_T)^2$$

$$I_S = I_D$$

$$I_B = 0$$

$$I_E = 0$$

Can be a switch

X

✓

✓

Speed

Best

Power


Best

Area / Integration

Best

(2)



NMOS, PMOS, and CMOS Structures



- Symmetric
- SiO_2 is insulator $\rightarrow I_G = 0$
- I_B should be zero (how?)
+ Connect B to the most negative voltage node in the circuit.
- If $I_G = 0$ and $I_B = 0$ then
$$I_D = I_S$$
- If V_{GS} exceeds a threshold value V_T then there is current flowing between S and D. Electrons are majority carriers
- $w \uparrow \rightarrow I_D \uparrow$; $L \uparrow \rightarrow I_D \downarrow$

3

PMOS



- To make $I_D = 0$ B is connected to the maximum voltage node in the circuit.



- $I_D = I_S$, Holes are majority carriers
 - $w \uparrow$ $I_D \uparrow$, $L \uparrow$

CMOS (Complementary MOS)

(In the same integrated)

Pwell

why?
 Nwell (More preferred) CMOS



- Connect B-p (Body of PMOS) to S-p (Source of PMOS)





- Connect B-n (Body of NMOS) to the minimum voltage node

- B-n to S-n
 - B-p to the maximum

$|V_{BS}| \uparrow$ $|V_{T}| \uparrow$
 $V_{BS} = 0$ is the best

9

I-V Models for NMOS and PMOS



| Region | Condition | I-V relation |
|------------|---|--|
| Cut-off | $ V_{GS} < V_T $ | $I_D = 0$ |
| Linear | $ V_{GS} \geq V_T $ $ V_{GS} - V_T > V_{DS}$ | $I_D = K [2(V_{GS} - V_T)V_{DS} - V_{DS}^2]$ |
| Saturation | $ V_{GS} \geq V_T $ $ V_{GS} - V_T \leq V_{DS}$ | $I_D = K [(V_{GS} - V_T)^2] \left(1 + \frac{V_{DS}}{V_A}\right)$ |

NMOS

In conduction

$$I_D > 0$$

$$V_{GS} > 0$$

$$V_{DS} > 0$$

$$V_A > 0$$

$$V_T > 0$$

$$K > 0$$

$$K_n = K_n = \frac{1}{2} \mu_n C_{ox} \frac{W}{L}$$

μ_n

PMOS

In conduction

$$I_D > 0$$

$$V_{GS} < 0$$

$$V_{DS} < 0$$

$$V_A < 0$$

$$V_T < 0$$

$$K > 0$$

$$K_p = K_p = \frac{1}{2} \mu_p C_{ox} \frac{W}{L}$$

μ_p

5

- In most cases $|V_A| \gg |V_{DS}|$, so Early effect is neglected

$$V_A \approx \infty \quad V_{DS} = 1 \quad \left(1 + \frac{1}{\infty}\right) \approx 1$$

- Body effect




$$V_{TN} = V_{T0} + \gamma \left(\sqrt{|V_{SB} + 2\phi_F|} - \sqrt{2\phi_F} \right)$$

ϕ_F : surface potential (Fermi)


γ : body effect parameter

$|V_{SB}| \uparrow \quad |V_T| \uparrow \quad V_{SB} = 0$ is the best

Graphs



(6)

Ex-1

Neglect Early Effect (needless to say)

$$k_n' = \mu_n C_{ox} = 25 \mu A/V^2$$

$$V_T = 2V$$

$$W = 8\mu$$

$$L = L_{min} = 1\mu$$

$$R = 1k$$

$$\textcircled{1} \text{ } IN = 0V$$

$$I_D = 0 \Rightarrow \text{OUT} = \underline{\underline{5V}}$$

$$\textcircled{2} \text{ } IN = 5V$$

linear saturation

Suppose that the transistor is in saturation

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)^2$$

$$I_D = \frac{1}{2} 25 \mu 8 (5-2)^2 = 0.8 \text{ mA}$$

$$OUT = 5 - 1k \cdot 0.8 \text{ mA} = \underline{\underline{4.1V}} \geq (V_{GS} - V_T) = 3V \text{ sat} \checkmark$$


Suppose that R is not known
 For which values of R the transistor
 is in saturation and linear? (7)

If $R \geq 2.22 \text{ k}$ then Linear
 If $R < 2.22 \text{ k}$ then Saturated

I want to implement an inverter, but the
 previous circuit can not be used as
 an inverter

| | IN | OUT | |
|---------|----|------|---------------------------|
| logic 1 | 0V | 5V | logic 1 |
| logic 0 | 5V | 4.1V | can not be <u>logic 0</u> |

Ex-2



Design an inverter using
 the circuit shown below.
 The inverter should meet
 the specifications shown below

| IN | OUT |
|-----------|-----------|
| 0V | 5V |
| 5V | $< 0.2V$ |
| $L_{eq}?$ | $W_{eq}?$ |

(8)

If $V_{IN} = 5V$ and $V_{OUT} = 0.2$

then $V_{GS} - V_T > V_{DS}$ \rightarrow linear region
 $5 - 2 > 0.2$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \left[2(V_{GS} - V_T) V_{DS} - V_{DS}^2 \right]$$

$$I_D = I_R = (V_{DD} - V_{OUT}) / R = \frac{4.8}{48k} = 0.1mA$$

$$\Rightarrow 0.1mA = \frac{1}{2} 25\mu \left(\frac{W}{L} \right) \left[2(3)(0.2) - (0.2)^2 \right]$$

$$\Rightarrow \frac{W}{L} = \frac{8}{1.16} = 6.896$$

We can select $W = 7\mu$
 $L = 1\mu$

If $V_{IN} = 5V$,

$\frac{W}{L} \uparrow$ $V_{OUT} \downarrow$

$R \uparrow$ $V_{OUT} \downarrow$

Static power (SP)

Pr-1

| IN | OUT | I_D | Static Power |
|----|-----|--------|--------------------------------|
| 0V | 5V | 0 A | 0 |
| 5V | 4.1 | 0.8 mA | $5 \cdot 0.8 = 4.5 \text{ mW}$ |

Pr-2

| IN | OUT | I_D | Static Power (|
|----|------|--------|--------------------------------|
| 0V | 5V | 0 | 0 |
| 5V | 0.2V | 0.1 mA | $5 \cdot 0.1 = 0.5 \text{ mW}$ |


$I \uparrow$ $SP \uparrow$

$$I = \frac{V_{DD} - V_{DS}}{R}$$

$$I = K \{ 2(V_{GS} - V_T)V_{DS} - V_{DS}^2 \}$$


\downarrow $\frac{W}{L} \bullet$ $R \uparrow$ $V_{DS} \downarrow$ $SP \downarrow$

\downarrow $\frac{W}{L} \uparrow$ $R \bullet$ $V_{DS} \downarrow$ $SP \uparrow$




Inverters

NMOS Inverter





Consumes static power
when $IN = VDD$

PMOS Inverter



Consumes static power
when $IN = 0V$

CMOS Inverter



No static power

| IN | OUT |
|----|-----|
| 0V | 5V |
| 5V | 0V |