

DIGITAL SYSTEM DESIGN APPLICATION – EHB 436E

Experiment I

Yiğit Bektaş GÜRSOY

040180063

Class Lecturer: Sıddıka Berna Örs Yalçın

Class Assistant:
Serdar Duran
Yasin Fırat Kula
Mehmet Onur Demirtürk

1. AND GATE

• Verilog code, testbench code and behavioral simulation wave screenshots.

VERILOG CODE

```
/* AND GATE */
module AND_gate (
   input I1,
   input I2,
   output O
);
   assign O = I1 & I2;
endmodule
```


```
module Top_Module_tb();
    reg [1:0]IN;
    wire [0:0]OUT;
    Top_Module DUT(.IN(IN),
                 .OUT (OUT)
                 );
    initial
        //AND GATE
        begin
            IN[0]=0;
            IN [1]=0;
            IN[0]=1;
            IN[1]=0;
             IN[0]=0;
             IN[1]=1;
            IN[0]=1;
            IN[1]=1;
endmodule
```

BEHAVIORAL SIMULATION




As you can see, it outputs 1 only when two inputs are "1", and outputs 0 when one of the 2 inputs is 0. As a result of this simulation, we can see that we have designed and door correctly.

RTL Schematic




• Technology Schematic




➤ The accuracy of the above technology and RTL schematics can be checked with the following truth table. When checked, it seems that they both give the same output and the output values of our schematics overlap with each other.

• Synthesis Report

> Truth Table of the LUT



Usage of the FPGA resources (utilization summary)



Combinational path delays



Maximum combinational path delay is 5.3333.


• Post-synthesis simulation model

```
timescale 1 ps / 1 ps
`define XIL TIMING
(* NotValidForBitStream *)
module AND_gate
   (I1,
    I2,
    0);
  input I1;
  input I2;
  output 0;
  wire I1;
wire I1_IBUF;
  wire I2;
  wire I2 IBUF;
  wire 0;
  wire O_OBUF;
initial begin
$sdf annotate("Top Module to time synth.sdf",,,,
"tool_control");
  .O(I1 IBUF));
  IBUF I2_IBUF_inst
       (.I(I2),
        .O(I2_IBUF));
  OBUF O_OBUF_inst
       (.I(O OBUF),
        .0(0);
  LUT2 #(
    .INIT (4'h8))
    O_OBUF_inst_i_1
       (.IO(I1_IBUF),
.I1(I2_IBUF),
        .0(O_OBUF));
endmodule
 ifndef GLBL
`timescale 1 ps / 1 ps
module glbl ();
    parameter ROC WIDTH = 100000;
    parameter TOC WIDTH = 0;
//---- STARTUP Globals -----
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p up tmp;
    tri (weak1, strong0) PLL LOCKG = p up tmp;
    wire PROGB GLBL;
    wire CCLKO GLBL;
    wire FCSBO_GLBL;
wire [3:0] DO_GLBL;
    wire [3:0] DI GLBL;
    reg GSR int;
    reg GTS int;
    reg PRLD int;
```

```
JTAG Globals -----
    wire JTAG TDO GLBL;
    wire JTAG_TCK_GLBL;
wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;
    reg JTAG_CAPTURE_GLBL;
reg JTAG_RESET_GLBL;
    reg JTAG SHIFT GLBL;
    reg JTAG UPDATE GLBL;
    reg JTAG_RUNTEST_GLBL;
    reg JTAG_SEL1_GLBL = 0;
    reg JTAG SEL2 GLBL = 0 ;
    reg JTAG SEL3 GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;
    reg JTAG USER TD01 GLBL = 1'bz;
    reg JTAG_USER_TD02_GLBL = 1'bz;
reg JTAG_USER_TD03_GLBL = 1'bz;
    reg JTAG USER TDO4 GLBL = 1'bz;
    assign (strong1, weak0) GSR = GSR_int;
assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD int;
     initial begin
    GSR int = 1'b1;
    PRLD_int = 1'b1;
#(ROC_WIDTH)
    GSR int = 1'b0;
    PRLD int = 1'b0;
    end
    initial begin
     GTS int = 1'b1;
    # (TOC WIDTH)
    GTS int = 1'b0;
    end
endmodule
 endif
```

• Implementation Report:

➤ Usage of the FPGA resources (utilization summary)



Combinational path delays



- Maximum combinational path delay is 6470ns.
- ➤ Implementation result was higher than synthesis result. The reason for this is that the circuit that we get output from as a result of the implementation is our circuit that makes the mapping on the FPGA. When we synthesize, the components are not processed on the FPGA. In this direction, the implementation results give more realistic results in delay times.

2. OTHER GATES

• Verilog code, testbench code and behavioral simulation wave screenshots.

VERILOG CODES

```
/* OR GATE */
module OR gate (
    input I1,
input I2,
    output 0
);
    assign 0 = I1 | I2;
{\tt endmodule}
/* NOT GATE */
module NOT_gate (
    input \overline{I},
    output 0
);
    assign 0 = ~I;
endmodule
module NAND_gate (
    input I1,
    input I2,
    output reg 0
);
    always@*
    begin
         assign 0 = ~( I1 &
I2);
    end
endmodule
/* NOR gate */
module NOR gate (
    input \overline{1}1,
    input I2,
    output reg 0
);
    always@*
    begin
         assign 0 = ~( I1 |
I2);
    end
endmodule
```

```
module EXOR gate (
    input \overline{11},
    input I2,
    output 0
    LUT2 #(
    .INIT ( 4'b0110 )
    ) EXOR
    .IO( I1 ),
    .I1( I2 ),
    .0 (0)
    );
endmodule
module EXNOR_gate(
    input I1,
    input I2,
    output 0
    );
    LUT2 #(
    .INIT ( 4'b1001 )
    ) EXOR
    .IO( I1 ),
    .I1( I2 ),
    .0 (0)
    );
endmodule
module TRI(
    input I,
    input E,
    output 0
    );
    assign O = (E == 1'b1)?
I : 1'bZ;
endmodule
```

TOP MODULE

```
module Top_Module(
    input [14:0]IN,
output [7:0]OUT
     AND_gate U1(
     .I1(IN[0]),
     .I2(IN[1]),
     .O(OUT[0]));
     OR gate U2(
     .11(IN[2]),
     .12(IN[3]),
     .O(OUT[1]));
    NOT gate U3(
     .I(\overline{IN[4]}),
     .O(OUT[2]));
    NAND gate U4(
     .I1(\overline{IN[5]}),
     .I2(IN[6]),
     .O(OUT[3]));
```


```
NOR_gate U5(
  .\overline{11}(IN[7]),
  .I2(IN[8]),
  .O(OUT[4]));
  EXOR_gate U6(
  .I1(\overline{IN[9]}),
  .12(IN[10]),
  .O(OUT[5]));
  EXNOR gate U7(
  .I1(IN[11]),
  .I2(IN[12]),
  .O(OUT[6]));
  TRI U8(
  .I(IN[13]),
  .E(IN[14]),
  .O(OUT[7]));
  endmodule
```

TOP MODULE TEST BENCH

```
timescale 1ns / 1ps
module Top Module_tb();
    reg [14:0]IN;
    wire [7:0]OUT;
    Top Module DUT(.IN(IN),
                  .OUT (OUT)
    initial
         //AND GATE
         begin
             IN[0]=0; IN[1]=0;
         #10
             IN[0]=1; IN[1]=0;
         #10
             IN[0]=0; IN[1]=1;
         #10
             IN[0]=1;IN[1]=1;
         //OR GATE
         #10
             IN[2]=0; IN[3]=0;
         #10
             IN[2]=1; IN[3]=0;
             IN[2]=0; IN[3]=1;
         #10
             IN[2]=1; IN[3]=1;
         //NOT GATE
         #10
             IN[4]=0;
         #10
             IN [4]=1;
         //NAND GATE
         #10
             IN[5]=0; IN[6]=0;
         #10
             IN[5]=1; IN[6]=0;
         #10
             IN[5]=0; IN[6]=1;
             IN[5]=1; IN[6]=1;
```


```
//NOR GATE
        #10
            IN[7]=0; IN[8]=0;
        #10
            IN[7]=1; IN[8]=0;
             IN[7]=0; IN[8]=1;
        #10
             IN[7]=1; IN[8]=1;
        //EXOR GATE
        #10
             IN[9]=0; IN[10]=0;
             IN[9]=1; IN[10]=0;
        #10
             IN[9]=0; IN[10]=1;
             IN[9]=1; IN[10]=1;
        //EXNOR GATE
        #10
             IN[11]=0; IN[12]=0;
             IN[11]=1; IN[12]=0;
        #10
             IN[11]=0; IN[12]=1;
             IN[11]=1; IN[12]=1;
        //TRI GATE
        #10
             IN[13]=0; IN[14]=0;
             IN[13]=1; IN[14]=0;
        #10
             IN[13]=0; IN[14]=1;
             IN[13]=1; IN[14]=1;
        end
endmodule
```

BEHAVIORAL SIMULATION




As seen in the simulation results, all of our gates give the correct result. All doors have been tested with 10 second intervals.

• RTL Schmematic



Sayfa 8 / 10

• Technology schematic




• Look-up Table (LUT):

➤ Lookup table is a table that generates data based on input values. It is frequently used in simulation programs. It is an array that holds values that need to be calculated. The lookup table can be filled in manually when the program is written, or the simulation program can fill it with values while calculating the lookup table. When values are needed later, the program can save CPU resources by searching for them.

• Fan-in and fan-out:

Fan-in: Fan input is a term used to describe the maximum number of inputs to a logic gate (logic circuit). For example, let's have a circuit like the image below. Suppose we have a 3-input NAND gate. Based on what has been said, the fan-in value is 3.



Fan-out: The maximum number of loads that a logic gate can drive from the same integrated family is called , Fan Out, the output capacity. The maximum fan out of an output measures the load-driving capacity.

• Setup time and hold time:

- Setup time: Setup time is defined as the minimum time before the active edge of the clock that must be constant for data to be retained correctly. For a flip-flop or any sequential item to hold data reliably, it needs time to pass before the clock edge arrives for the data to remain constant. This time is known as the setup time.
- ➤ Hold time: Retention time is defined as the minimum time after the active edge of the clock during which data must be stable. The data needs some time to remain stable after the clock edge comes to capture data losslessly. This is the holding time.

Setup, Hold Time

