

Instruction Sets Want to be Free!

Krste Asanovic
UC Berkeley, RISC-V Foundation, & SiFive Inc.

krste@berkeley.edu www.riscv.org

Shanghai Jiaotong University, May 8, 2017





Why Instruction Set Architecture matters

- Why can't Intel sell mobile chips?
 - 99%+ of mobile phones/tablets based on ARM v7/v8 ISA
- Why can't ARM partners sell servers?
 - 99%+ of laptops/desktops/servers based on AMD64 ISA (over 95%+ built by Intel)
- How can IBM still sell mainframes?
 - IBM 360, oldest surviving ISA (50+ years)

ISA is most important interface in computer system where software meets hardware



Open Software/Standards Work!

Field	Standard	Free, Open Impl.	Proprietary Impl.
Networking	Ethernet, TCP/IP	Many	Many
OS	Posix	Linux, FreeBSD	M/S Windows
Compilers	С	gcc, LLVM	Intel icc, ARMcc
Databases	SQL	MySQL, PostgresSQL	Oracle 12C, M/S DB2
Graphics	OpenGL	Mesa3D	M/S DirectX
ISA	??????		x86, ARM, IBM360

- Why not successful free & open standards and free & open implementations, like other fields
- Dominant proprietary ISAs are not great designs



What is RISC-V?

- Fifth generation of RISC design from UC Berkeley
- A high-quality, license-free, royalty-free RISC ISA specification
- Experiencing rapid uptake in both industry and academia
- Standard maintained by non-profit RISC-V Foundation
- Both proprietary and open-source core implementations
- Supported by growing shared software ecosystem
- Appropriate for all levels of computing system, from microcontrollers to supercomputers



RISC-V Origins

- In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research at Berkeley, time to choose ISA for next set of projects
- Obvious choices: x86 and ARM



Intel x86 "AAA" Instruction

- ASCII Adjust After Addition
- AL register is default source and destination
- If the low nibble is > 9 decimal, or the auxiliary carry flag AF = 1, then
 - Add 6 to low nibble of AL and discard overflow
 - Increment high byte of AL
 - Set CF and AF
- Else
 - -CF = AF = 0
- Single byte instruction



ARM v7 LDMIAEQ Instruction

LDMIAEQ SP!, {R4-R7, PC}

- LoaD Multiple, Increment-Address
- Writes to 7 registers from 6 loads
- Only executes if EQ condition code is set
- Writes to the PC (a conditional branch)
- Can change instruction sets

• Idiom for "stack pop and return from a function call"




RISC-V Origin Story

- x86 impossible –IP issues, too complex
- ARM mostly impossible no 64-bit, IP issues, complex
- So we started "3-month project" in summer 2010 to develop our own clean-slate ISA
 - Andrew Waterman, Yunsup Lee, Dave Patterson, Krste
 Asanovic principal designers
- Four years later, we released frozen base user spec
 - First public specification released in May 2011
 - Many tapeouts and several publications along the way

Why are outsiders complaining about changes to RISC-V in Berkeley classes?



Why is name RISC-V? (pronounced "risk-five")






Universal ISA Requirements

- Works well with existing software stacks, languages
- Is native hardware ISA, not virtual machine/ANDF
- Suits all sizes of processor, from smallest microcontroller to largest supercomputer
- Suits all implementation technologies, FPGA, ASIC, full-custom, future device technologies...
- Efficient for all microarchitecture styles: microcoded, in-order, decoupled, out-of-order, single-issue, superscalar, ...
- Supports extensive specialization to act as base for customized accelerators
- Stable: not changing, not disappearing



Why Didn't Other Open ISAs Take Off?

- SPARC V8 To its credit,
 Sun Microsystems made SPARC
 V8 an IEEE standard in 1994
 - Sun, Gaisler offered open-source cores
 - ISA now owned by Oracle



- 64-bit ISA was in progress in 2010
- Didn't separate Architecture and Implementation
- Competing in microprocessor era now in SoC era
- Don't meet the needs of a universal ISA





What's Different about RISC-V?

- Simple
 - Far smaller than other commercial ISAs
- Clean-slate design
 - Clear separation between user and privileged ISA
 - Avoids μarchitecture or technology-dependent features
- A modular ISA
 - Small standard base ISA
 - Multiple standard extensions
- Designed for extensibility/specialization
 - Variable-length instruction encoding
 - Vast opcode space available for instruction-set extensions
- Stable
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions



RISC-V Base Plus Standard Extensions

- Four base integer ISAs
 - RV32E, RV32I, RV64I, RV128I
 - RV32E is 16-register subset of RV32I
 - Only <50 hardware instructions needed for base
- Standard extensions
 - M: Integer multiply/divide
 - A: Atomic memory operations (AMOs + LR/SC)
 - F: Single-precision floating-point
 - D: Double-precision floating-point
 - G = IMAFD, "General-purpose" ISA
 - Q: Quad-precision floating-point
- All the above are a fairly standard RISC encoding in a fixed 32-bit instruction format
- Above user-level ISA components frozen in 2014
 - Supported forever after



RISC-V Standard Base ISA Details

31	$25\ 24$	20 19	15 14 12	11 7	6	0
funct7	rs2	rs1	funct3	rd	opcode	R-type
	·	·				
imn	[11:0]	rs1	funct3	rd	opcode	I-type
		·				
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
	•	·				
	imm[3	1:12]		rd	opcode	U-type


- 32-bit fixed-width, naturally aligned instructions
- 31 integer registers x1-x31, plus x0 zero register
- rd/rs1/rs2 in fixed location, no implicit registers
- Immediate field (instr[31]) always sign-extended
- Floating-point adds f0-f31 registers plus FP CSR, also fused mul-add four-register format
- Designed to support PIC and dynamic linking



"A": Atomic Operations Extension


Two classes:

- Atomic Memory Operations (AMO)
 - Fetch-and-op,op=ADD,OR,XOR,MAX,MIN,MAXU,MINU





- All atomic operations can be annotated with two bits (Acquire/Release) to implement release consistency or sequential consistency
- Current issues in memory model being resolved, will be stronger than pure relaxed model.





Variable-Length Encoding

16-bit (aa \neq 11) xxxxxxxxxxxxaa 32-bit (bbb \neq 111) xxxxxxxxxxbbb11 XXXXXXXXXXXXXX xxxxxxxxxx011111 48-bit $\cdots xxxx$ XXXXXXXXXXXXXX xxxxxxxxx0111111 64-bit $\cdots xxxx$ XXXXXXXXXXXXXXX (80+16*nnn)-bit, $nnn \neq 111$ xnnnxxxxx1111111 $\cdots xxxx$ XXXXXXXXXXXXXXX Reserved for >192-bits x111xxxxx1111111 $\cdots xxxx$ XXXXXXXXXXXXXX

Byte Address: base+4 base+2 base

- Extensions can use any multiple of 16 bits as instruction length
- Branches/Jumps target 16-bit boundaries even in fixed 32-bit base
 - Consumes 1 extra bit of jump/branch address



"C": Compressed Instruction Extension


- Compressed code important for:
 - low-end embedded to save static code space
 - high-end commercial workloads to reduce cache footprint



- 2-address forms with all 32 registers
- 2/3-address forms with most frequent 8 registers
- 1 compressed instruction expands to 1 base instruction
 - Assembly lang. programmer & compiler oblivious
 - RVC ⇒ RVI decoder only ~700 gates (~2% of small core)
- All original 32-bit instructions retain encoding but now can be 16-bit aligned
- 50%-60% instructions compress ⇒ 25%-30% smaller



SPECint2006 compressed code size with save/restore optimization (relative to "standard" RVC)





- RISC-V now smallest ISA for 32- and 64-bit addresses
- All results with same GCC compiler and options



Proposed "V" Vector Extension State

Standard RISC-V scalar x and f registers





Vector configuration

vcfg

CSR

Vector length CSR vir

Up to 32 vector data registers, v0-v31, of at least 4 elements each, with variable bits/element (8,16,32,64,128)

v31[0]	v31[1]	v31[MVL-1]
v1[0]	v1[1]	v1[MVL-1]
v0[0]	v0[1]	v0[MVL-1]

MVL is maximum vector length, implementation and configuration dependent, but MVL >= 4

p7[0]	p7[1]	 p7[MVL-1]
p1[0]	p1[1]	p1[MVL-1]
p0[0]	p0[1]	p0[MVL-1]

8 vector predicate registers, with 1 bit per element



RISC-V Privileged Architecture

- Three privilege modes
 - User (U-mode)
 - Supervisor (S-mode)
 - Machine (M-mode)
- Supported combinations of modes:

```
– M (simple embedded systems)
```

– M, U (embedded systems with protection)

– M, S, U (systems running Unix-style operating systems)

- Hypervisors to be run in modified S mode
 - Prioritize support for Type-2 Hypervisors like KVM
 - Can also support Type-1 Hypervisors in same model




Simple Embedded Systems (M-mode only)

- No address translation/protection
 - "Mbare" bare-metal mode
 - Trap bad physical addresses precisely
- All code inherently trusted
- Low implementation cost
 - 2⁷ bits of architectural state (in addition to user ISA)
 - $-+2^7$ more bits for timers
 - $-+2^7$ more for basic performance counters



Secure Embedded Systems (M, U modes)

- M-mode runs secure boot and runtime monitor
- Embedded code runs in U-mode
- Physical memory protection (PMP) on U-mode accesses
- Interrupt handling can be delegated to U-mode code
 - User-level interrupt support
- Provides arbitrary number of isolated subsystems






Virtual Memory Architectures (M, S, U modes)

- Designed to support current Unix-style operating systems
- Sv32 (RV32)
 - Demand-paged 32-bit virtual-address spaces
 - 2-level page table
 - 4 KiB pages, 4 MiB megapages
- Sv39 (RV64)
 - Demand-paged 39-bit virtual-address spaces
 - 3-level page table
 - 4 KiB pages, 2 MiB megapages, 1 GiB gigapages
- Sv48, Sv57, Sv64 (RV64)
 - Sv39 + 1/2/3 more page-table levels




S-Mode runs on top of M-mode


- M-mode runs secure boot and monitor
- S-mode runs OS
- U-mode runs application on top of OS or M-mode






RISC-V Virtualization Stacks







- Provide clean split between layers of the software stack
- Application communicates with Application Execution
 Environment (AEE) via Application Binary Interface (ABI)
- OS communicates via Supervisor Execution Environment (SEE) via System Binary Interface (SBI)
- Hypervisor communicates via Hypervisor Binary Interface to Hypervisor Execution Environment
- All levels of ISA designed to support virtualization



Supervisor Binary Interface

- Platform-specific functionality abstracted behind SBI
 - Query physical memory map
 - Get device info
 - Get hardware thread ID and # of hardware threads
 - Save/restore coprocessor state
 - Query timer properties, set up timer interrupts
 - Send interprocessor interrupts
 - Send TLB shootdowns
 - Reboot/shutdown
- Simplifies hardware acceleration
- Simplifies virtualization



RV32I

RISC-V

1

Base Integer 1 Category Name Loads Load Byte Load Word Load Word Load Byte Unsigned Unsigned Stores Store Byte Store Halfword Store Word	Fmt I I I I S S R	RV{32 6 LB LH L{W D Q} LBU L{H W D}U SB SH	4 128)I Base rd,rs1,imm rd,rs1,imm rd,rs1,imm rd,rs1,imm rd,rs1,imm rs1,rs2,imm
Loads Load Byte Load Halfword Load Word Load Byte Unsigned Load Half Unsigned Stores Store Byte Store Halfword	I I I I S S	LB LH(W D Q) LBU L(H W D)U SB SH	rd,rs1,imm rd,rs1,imm rd,rs1,imm rd,rs1,imm rd,rs1,imm rs1,rs2,imm
Load Word Load Byte Unsigned Load Half Unsigned Stores Store Byte Store Halfword	I I S S	L{W D Q} LBU L{H W D}U SB	rd,rs1,imm rd,rs1,imm rd,rs1,imm rd,rs1,imm rs1,rs2,imm
Load Byte Unsigned Load Half Unsigned Stores Store Byte Store Halfword	I S S S	LBU L{H W D}U SB SH	rd,rs1,imm rd,rs1,imm rs1,rs2,imm
Load Half Unsigned Stores Store Byte Store Halfword	I S S	LBU L{H W D}U SB SH	rd,rs1,imm rs1,rs2,imm
Stores Store Byte Store Halfword	S S S	SB SH	rd,rs1,imm rs1,rs2,imm
Store Halfword	S S	SH	
	S		
Ctore Word			rs1,rs2,imm
Store word	R	$S\{W D Q\}$	rs1,rs2,imm
Shifts Shift Left		SLL{ W D}	rd,rs1,rs2
Shift Left Immediate	I	SLLI{ W D}	rd,rs1,shamt
Shift Right	R	SRL{ W D}	rd,rs1,rs2
Shift Right Immediate	I	SRLI{ W D}	rd,rs1,shamt
Shift Right Arithmetic	R	SRA{ W D}	rd,rs1,rs2
Shift Right Arith Imm	I	SRAI{ W D}	rd,rs1,shamt
Arithmetic ADD	R	ADD{ W D}	rd,rs1,rs2
ADD Immediate	I	ADDI{ W D}	rd,rs1,imm
SUBtract	R	SUB{ W D}	rd,rs1,rs2
Load Upper Imm	U	LUI	rd,imm
Add Upper Imm to PC	U	AUIPC	rd,imm
Logical XOR	R	XOR	rd,rs1,rs2
XOR Immediate	I	XORI	rd,rs1,imm
OR	R	OR	rd,rs1,rs2
OR Immediate	I	ORI	rd,rs1,imm
AND	R	AND	rd,rs1,rs2
AND Immediate	I	ANDI	rd,rs1,imm
Compare Set <	R	SLT	rd,rs1,rs2
Set < Immediate	I	SLTI	rd,rs1,imm
Set < Unsigned	R	SLTU	rd,rs1,rs2
Set < Imm Unsigned	I	SLTIU	rd,rs1,imm
Branches Branch =	SB	BEQ	rs1,rs2,imm
Branch ≠	SB	BNE	rs1,rs2,imm
Branch <		BLT	rs1,rs2,imm
Branch ≥		BGE	rs1,rs2,imm
Branch < Unsigned	SB	BLTU	rs1,rs2,imm
Branch ≥ Unsigned	SB	BGEU	rs1,rs2,imm
Jump & Link J&L	UJ	JAL	rd,imm
Jump & Link Register	I	JALR	rd,rs1,imm
Synch Synch thread	I	FENCE	
Synch Instr & Data	I	FENCE.I	
System System CALL	I	SCALL	
System BREAK	I	SBREAK	
Counters ReaD CYCLE	I	RDCYCLE	rd
ReaD CYCLE upper Half	I	RDCYCLEH	rd
ReaD TIME	I	RDTIME	rd
ReaD TIME upper Half		RDTIMEH	rd
ReaD INSTR RETired	I	RDINSTRET	rd
ReaD INSTR upper Half	I	RDINSTRETH	ra

2

3 RISC-V Reference Card

+14 Privileged

+ 8 for M

+ 34 for F, D, Q

+ 46 for C

+ 11 for A

32-bit Instruction Formats

R	31	30	25	24	21	20	19	15 1	14 15	11	8	7	6	0
-		funct7			rs2		rs1	.	funct3		rd	l	opo	code
1			imm[1	1:0]			rsl		funct3		rd	l	opo	code
S	i	mm[11:5			rs2		rsl		funct3	i	mm	4:0]	opo	code
SB	imm[1	2] imm	[10:5]		rs2		rs1		funct3	imm[4	:1]	imm[11]	opo	code
U	imm[31:12]										rd	l	opo	code
UJ	imm[2	0]	imm[10	0:1]	i	mm[11]	ir	nm[19:	:12]		rd	1	opo	code



RV32I / RV64I / RV128I + M, A, F, D, Q, C

R	215	5 ⊂-\	<u>(1</u>				(•				3	RISC	-V Ref	er	ence	Card 4
Base Integer I	nstr	uctions (32	2 64 128)	RV Privileged	Instruct	tions (32	2 64 128)	3	Optional FP	Extensio	ns: RV32	${F D Q}$	Option	nal Compres	ssed	Instruc	tions: RVC
Category Name	Fmt	RV{32 6	4 128)I Base	Category Na	me Fmt	RV mnem	onic	Category	v Name	Fmt R	$V\{F D Q\}$ ((HP/SP,DP,QP)	Category	Name	Fmt		RVC
Loads Load Byte	I	LB	rd,rsl,imm	CSR Access Atom	c R/W R	CSRRW	rd,csr,rs	1 Load	Loa	I FL{W	,D,Q}	rd,rs1,imm	Loads	Load Word	CL	C.LW	rd',rs1',imm
Load Halfword	I	LH	rd,rsl,imm	Atomic Read &	et Bit R	CSRRS	rd,csr,rs	1 Store	Store	e S FS{W	,D,Q}	rs1,rs2,imm		Load Word SP	CI	C.LWSP	rd,imm
Load Word	I	L(W D Q)	rd,rsl,imm	Atomic Read & Cl	ar Bit R	CSRRC	rd,csr,rs	1 Arithme	etic ADI	R FADD	.{S D Q}	rd,rs1,rs2		Load Double	CL	C.LD	rd',rs1',imm
Load Byte Unsigned	I	LBU	rd,rs1,imm	Atomic R/\	Imm R	CSRRWI	rd,csr,im	m	SUBtract	R FSUB	.{S D Q}	rd,rs1,rs2	ı	oad Double SP	CI	C.LWSP	rd,imm
Load Half Unsigned	I	L(H W D)U	rd,rsl,imm	Atomic Read & Set B	Imm R	CSRRSI	rd,csr,im	m	MULtiply	R FMUL	.{S D Q}	rd,rs1,rs2		Load Quad	CL	C.LQ	rd',rs1',imm
Stores Store Byte	S	SB	rs1,rs2,imm	Atomic Read & Clear B	Imm R	CSRRCI	rd,csr,im	m	DIVide	R FDIV	.{S D Q}	rd,rs1,rs2		Load Quad SP	CI	C.LQSP	rd,imm
Store Halfword	S	SH	rs1,rs2,imm	Change Level Er	. Call R	ECALL			SQuare RooT	R FSQR	T.{S D Q}	rd,rs1	Load	Byte Unsigned	CL	C.LBU	rd',rs1',imm
Store Word	S	S(W D Q)	rs1,rs2,imm	Environment Brea	point R	EBREAK		Mul-Add	Multiply-ADI			rd,rs1,rs2,rs3	1	loat Load Word	CL		rd',rs1',imm
Shifts Shift Left	R		rd,rs1,rs2	Environment	-	ERET			Multiply-SUBtract			rd,rs1,rs2,rs3		at Load Double			rd',rs1',imm
Shift Left Immediate	I		rd,rs1,shamt	Trap Redirect to Su		MRTS			Multiply-SUBtract			rd,rs1,rs2,rs3	Float	Load Word SP	CI	C.FLWSP	
Shift Right	R		rd,rs1,rs2	Redirect Trap to Hyp		MRTH		_	tive Multiply-ADD			rd,rs1,rs2,rs3		oad Double SP		C.FLDSP	
Shift Right Immediate	I		rd,rs1,shamt	Hypervisor Trap to Sup		HRTS			iect SiGN source				Stores	Store Word			rs1',rs2',imm
Shift Right Arithmetic	_		rd,rs1,rs2	Interrupt Wait for In		WFI			ative SiGN source			} rd,rs1,rs2		Store Word SP			rs2,imm
Shift Right Arith Imm	I		rd,rs1,shamt	MMU Supervisor		SFENCE.V	M rs1		Xor SiGN source			} rd,rs1,rs2		Store Double			rs1',rs2',imm
Arithmetic ADD	R		rd,rs1,rs2	Optional Multi				Min/Ma			.{S D Q}	rd,rs1,rs2	۹ ،	tore Double SP			rs2,imm
ADD Immediate	I		rd,rsl,imm	Category Name			(Mult-Div)	1,	MAXimum		. {S D O}	rd,rs1,rs2		Store Quad	I I		rs1',rs2',imm
SUBtract			rd,rs1,rs2	Multiply MULtiple			rd,rs1,rs2	Compar	e Compare Float			rd,rs1,rs2	1	Store Quad SP		_	rs2,imm
Load Upper Imm	U	LUI	rd,imm	MULtiply upper Hai			rd,rs1,rs2	Compan	Compare Float <			rd,rs1,rs2		oat Store Word			rd',rs1',imm
Add Upper Imm to PC		AUIPC	rd,imm	MULtiply Half Sign/Un			rd,rs1,rs2		Compare Float ≤					at Store Double			rd',rs1',imm
Logical XOR	R	XOR		MULtiply upper Half Un	R MULI		rd,rs1,rs2	Catago	ize Classify Typ		.ss.{s D Q;	rd,rs1,rs2		Store Word SP		C.FSWSP	
XOR Immediate	K I	XORI	rd,rs1,rs2				rd,rs1,rs2		Move from Integer			rd,rs1	1	tore Double SP		C.FSDSP	
	R		rd,rs1,imm		R DIV			Move				rd,rs1				C.FSDSP C.ADD	
OR	K I	OR	rd,rs1,rs2	DIVide Unsigne			rd,rs1,rs2		Move to Integer		{S D Q}.		Arithmeti				rd,rs1
OR Immediate AND	R	ORI AND	rd,rs1,imm	Remainder REMainder REMainder Unsigner			rd,rs1,rs2		Convert from In		.{S D Q}. .{S D Q}.		,	ADD Word		C.ADDW C.ADDI	rd',rs2'
	_		rd,rs1,rs2	_				Convert	rom Int Unsianed								rd,imm
AND Immediate	_ I	ANDI	rd,rs1,imm	Optional Atom	7 7			-	Convert to Int		.W.{S D Q			ADD Word Imm		C.ADDIW	rd,imm
Compare Set <	R	SLT	rd,rs1,rs2				28}A (Atomic)	_	rt to Int Unsigned		.WU.{S D	-	1	D SP Imm * 16			SP x0,imm
Set < Immediate	Ι	SLTI	rd,rs1,imm	Load Load Reserved	_	{W D Q}	rd,rsl		ration Read Stat			rd		DD SP Imm * 4	I I		
Set < Unsigned	R	SLTU	rd,rs1,rs2	Store Store Condition		{W D Q}	rd,rsl,rs	-	d Rounding Mode			rd		oad Immediate		C.LI	rd,imm
Set < Imm Unsigned	I	SLTIU	rd,rs1,imm	Swap SWA	-		Q) rd,rs1,rs		Read Flags			rd	Lo	oad Upper Imm	I I	C.LUI	rd,imm
Branches Branch =	SB	BEQ	rs1,rs2,imm	Add ADI) rd,rsl,rs		Swap Status Reg			rd,rs1		MoVe		C.MV	rd,rs1
Branch ≠	SB	BNE	rs1,rs2,imm	Logical XO		XOR. (W D			p Rounding Mode		_	rd,rs1		SUB	I I	C.SUB	rd',rs2'
Branch <	SB	BLT	rs1,rs2,imm	ANI		AND. (W D			Swap Flags	R FSFL		rd,rs1		SUB Word		C.SUBW	rd',rs2'
Branch ≥	SB	BGE	rs1,rs2,imm	0		OR. {W D Q			unding Mode In m			rd,imm	Logical	XOR		C.XOR	rd',rs2'
Branch < Unsigned	SB	BLTU	rs1,rs2,imm	Min/Max MINimum	1 . 1	MIN. (W D		2	Swan Flans Imm	I FSFI	AGST	rd.imm		OR	CS	C.OR	rd',rs2'
Branch ≥ Unsigned	SB	BGEU	rs1,rs2,imm	MAXimur		MAX. {W D			~ 4 6			33 /		AND		C.AND	rd',rs2'
Jump & Link J&L	UJ	JAL	rd,imm	MINimum Unsigne			Q} rd,rsl,rs		64{		111	11/	, ,	ND Immediate	CB	C.ANDI	rd',rs2'
Jump & Link Register	I	JALR	rd,rs1,imm	MAXimum Unsigne	R AMO	MAXU. (W D	Q} rd,rs1,rs	2	UHI			וזע	Shifts	Shift Left Imm	CI	C.SLLI	rd,imm
Synch Synch thread	I	FENCE										- 7	Shift R	ight Immediate	СВ	C.SRLI	rd',imm
Synch Instr & Data	I	FENCE.I							400				Shift R	light Arith Imm	СВ	C.SRAI	rd',imm
System System CALL	I	SCALL							172		11 71	<i>(</i>) (Branches	Branch=0	СВ	C.BEQZ	rs1',imm
System BREAK	I	SBREAK		16-bit (RVC) and 3	2-bit Inst	ruction Fo	ormats		128	75 I T		W		Branch≠0	СВ	C.BNEZ	rs1',imm
Counters ReaD CYCLE	I	RDCYCLE	rd							C =		7	Jump	Jump	CJ	C.J	imm
ReaD CYCLE upper Half	I	RDCYCLEH	rd	CI 15 14 13 12 11 funct4	0 9 8 7 6 d/rs1	5 4 3 2 rs2	on	•						Jump Register		C.JR	rd,rs1
ReaD TIME	I	RDTIME	rd		d/rs1	imm	op R 31			19 15 14		8 7 6 0	Jump & Li			C.JAL	imm
ReaD TIME upper Half	I	RDTIMEH	rd	CIW funct3 in	n	rs2	op I	funct7	rs2			rd opcode rd opcode	-	& Link Register	I I	C.JALR	rs1
ReaD INSTR RETired	I	RDINSTRET	rd	CL funct3	imm	rd'	op s	imm[11:5]	[11:0] rs2	_		m[4:0] opcode	System	Env. BREAK		C.EBREAK	
ReaD INSTR upper Half	I	RDINSTRETH		CS funct3 imm funct3 imm		mm rd' mm rs2'	op op SB imm	12] imm[10:5]				l] imm[11] opcode					'

imm[10:1] imm[11]



RV32I / RV64I / RV128I + M, A, F, D, Q, C RISC-V "Green Card"

R	SC	-V (1)	2			3	RISC-V Ref	erence	Card 4
Base Integer Ins	tructions	(32 64 128)	RV Privileged Inst	tructions (32 64 128)	3 Optional FP L	Extensions: RV32	${F D Q}$	Optional Compre	ssed Instruc	ctions: RVC
Category Name Fm	nt RV{.	32 64 128)I Base	Category Name	Fmt RV mnemonic	Category Name	$Fmt = RV\{F D Q\}$ (HP/SP,DP,QP)	Category Name	Fmt	RVC
Loads Load Byte I	LB	rd,rs1,imm	CSR Access Atomic R/W	R CSRRW rd,csr,rs1	Load Load	I FL{W,D,Q}	rd,rs1,imm	Loads Load Word	CL C.LW	rd',rs1',imm
Load Halfword I	LH	rd,rs1,imm	Atomic Read & Set Bit	R CSRRS rd,csr,rs1	Store Store	S FS{W,D,Q}	rs1,rs2,imm	Load Word SP	CI C.LWSP	rd,imm
Load Word I	L{W D Q	rd,rs1,imm	Atomic Read & Clear Bit	R CSRRC rd,csr,rs1	Arithmetic ADD	R FADD. {S D Q}	rd,rs1,rs2	Load Double	CL C.LD	rd',rs1',imm
Load Byte Unsigned I	LBU	rd,rs1,imm	Atomic R/W Imm	R CSRRWI rd,csr,imm	SUBtract	R FSUB. {S D Q}	rd,rs1,rs2	Load Double SP	CI C.LWSP	rd,imm
Load Half Unsigned I	L{H W D	}U rd,rs1,imm	Atomic Read & Set Bit Imm	R CSRRSI rd,csr,imm	MULtiply		rd,rs1,rs2	Load Quad	CL C.LQ	rd',rs1',imm
Stores Store Byte S		rs1,rs2,imm	Atomic Read & Clear Bit Imm		DIVide		rd,rs1,rs2	Load Quad SP		rd,imm
Store Halfword S	SH	rs1,rs2,imm	Change Level Env. Call	R ECALL	SQuare RooT	R FSQRT. {S D Q}	rd,rs1	Load Byte Unsigned		rd',rs1',imm
Store Word S	S{W D C		Environment Breakpoint			R FMADD.{S D Q}		Float Load Word		rd',rs1',imm
Shifts Shift Left R			Environment Return	R ERET	Multiply-SUBtract			Float Load Double		rd',rs1',imm
Shift Left Immediate I		D} rd,rs1,shamt	Trap Redirect to Superviso		Negative Multiply-SUBtract			Float Load Word SP	CI C.FLWSP	
Shift Right R		D} rd,rs1,rs2	Redirect Trap to Hypervisor		Negative Multiply-ADD					,
Shift Right Immediate I	()	D rd,rs1,shamt	Hypervisor Trap to Supervisor		Sign Inject SiGN source			Stores Store Word	1 1	rs1',rs2',imm
Shift Right Arithmetic R		D} rd,rs1,rs2	Interrupt Wait for Interrup	R WFI	Negative SiGN source			Store Word SP		rs2,imm
Shift Right Arith Imm I	C 1 1	D} rd,rs1,rs2	MMU Supervisor FENCE		Xor SiGN source		, ,	Store Double		rs1',rs2',imm
Arithmetic ADD R			-	ivide Extension: RV32M	Min/Max MINimum		rd,rs1,rs2	Store Double SP		rs2.imm
ADD Immediate I		D rd,rs1,imm	Category Name Fmt	RV32M (Mult-Div)	MAXimum		rd,rs1,rs2	Store Quad		rs1',rs2',imm
SUBtract R		D} rd,rs1,rmm	Multiply MULtiply R	MUL{ W D} rd,rs1,rs2	Compare Compare Float		rd,rs1,rs2	Store Quad SP	_	rs2,imm
Load Upper Imm U		rd,imm	MULtiply upper Half R	MULH rd,rs1,rs2	Compare Float <	R FLT. {S D Q}		Float Store Word		rd',rs1',imm
		•	1 / 11	, ,	l '	(1 1-7	rd,rs1,rs2			
	_	rd,imm	-1 ' ' ' ' '	MULHSU rd,rs1,rs2	Compare Float ≤		rd,rs1,rs2	Float Store Double		rd',rs1',imm
Logical XOR R		rd,rs1,rs2		MULHU rd,rs1,rs2	Categorize Classify Typ		rd,rsl rd,rsl	Float Store Word SP		
XOR Immediate I	XORI	rd,rs1,imm	Divide DIVide R	DIV{ W D} rd,rs1,rs2	Move Move from Integer			Float Store Double SP		
OR R		rd,rs1,rs2	DIVide Unsigned R	DIVU rd,rs1,rs2	Move to Integer	1 1	rd,rs1	Arithmetic ADD	CR C.ADD	rd,rs1
OR Immediate I		rd,rs1,imm	Remainder REMainder R	REM{ W D} rd,rs1,rs2	Convert Convert from In			ADD Word	CR C.ADDW	rd',rs2'
AND R		rd,rs1,rs2		REMU{ W D} rd,rs1,rs2	Convert from Int Unsianed			ADD Immediate	CI C.ADDI	rd,imm
AND Immediate I	ANDI	rd,rs1,imm		struction Extension: RVA	Convert to Int			ADD Word Imm	CI C.ADDIW	rd,imm
Compare Set < R		rd,rs1,rs2	Category Name Fmt	RV{32 64 128}A (Atomic)	Convert to Int Unsigned			ADD SP Imm * 16	CI C.ADDI16	
Set < Immediate I	10211	rd,rs1,imm	Load Load Reserved R	LR.{W D Q} rd,rs1	Configuration Read Stat		rd	ADD SP Imm * 4		SPN rd',imm
Set < Unsigned R		rd,rs1,rs2	Store Store Conditiona R	SC.{W D Q} rd,rs1,rs2	Read Rounding Mode	R FRRM	rd	Load Immediate	CI C.LI	rd,imm
Set < Imm Unsigned I	DHIIO	rd,rs1,imm	Swap SWAP R	AMOSWAP.{W D Q} rd,rs1,rs2	Read Flags	R FRFLAGS	rd	Load Upper Imm	CI C.LUI	rd,imm
Branches Branch = St	ВЕО	rs1,rs2,imm	Add ADD R	AMOADD.{W D Q} rd,rs1,rs2	Swap Status Reg	R FSCSR	rd,rs1	MoVe	CR C.MV	rd,rs1
Branch ≠ SI	B BNE	rs1,rs2,imm	Logical XOR R	AMOXOR.{W D Q} rd,rs1,rs2	Swap Rounding Mode	R FSRM	rd,rs1	SUB	CR C.SUB	rd',rs2'
Branch < Si	B BLT	rs1,rs2,imm	AND R	AMOAND.{W D Q} rd,rs1,rs2	Swap Flags	R FSFLAGS	rd,rs1	SUB Word	CR C.SUBW	rd',rs2'
Branch ≥ Si	B BGE	rs1,rs2,imm	OR R	AMOOR.{W D Q} rd,rs1,rs2	Swap Rounding Mode Imm	I FSRMI	rd,imm	Logical XOR	CS C.XOR	rd',rs2'
Branch < Unsigned St	B BLTU	rs1,rs2,imm	Min/Max MINimum R	AMOMIN. {W D Q} rd,rs1,rs2	Swap Flags Imm	I FSFLAGSI	rd,imm	OR	CS C.OR	rd',rs2'
Branch ≥ Unsigned St	B BGEU	rs1,rs2,imm	MAXimum R	AMOMAX.{W D Q} rd,rs1,rs2	3 Optional FP Exte	ensions: RV{64 1	28}{F D Q}	AND	CS C.AND	rd',rs2'
Jump & Link J&L U.	J JAL	rd,imm	MINimum Unsigned R	AMOMINU.{W D Q} rd,rs1,rs2	Category Name	77776	(HP/SP,DP,QP)	AND Immediate	CB C.ANDI	rd',rs2'
Jump & Link Register I	JALR	rd,rs1,imm	MAXimum Unsigned R	AMOMAXU.{W D Q} rd,rs1,rs2	Move Move from Integer	R FMV.{D Q}.X	rd,rs1	Shifts Shift Left Imm	CI C.SLLI	rd,imm
Synch Synch thread I	FENCE				Move to Integer	R FMV.X.{D Q}	rd,rs1	Shift Right Immediate	CB C.SRLI	rd',imm
Synch Instr & Data I	FENCE.I				Convert Convert from In	R FCVT.{S D Q}.	{L T} rd,rs1	Shift Right Arith Imm	CB C.SRAI	rd',imm
System System CALL I	SCALL				Convert from Int Unsigned	R FCVT. {S D Q}.	{L T}U rd,rs1	Branches Branch=0	CB C.BEQZ	rs1',imm
System BREAK I	SBREAK		16-bit (RVC) and 32-bit	Instruction Formats	Convert to Int	R FCVT.{L T}.{S	D Q} rd,rs1	Branch≠0	CB C.BNEZ	rs1',imm
Counters ReaD CYCLE I	RDCYCLE	rd			Convert to Int Unsigned			Jump Jump	CJ C.J	imm
ReaD CYCLE upper Half I	RDCYCLE			7 6 5 4 3 2 1 0	, and the same of			Jump Register	CR C.JR	rd,rs1
ReaD TIME I	RDTIME	rd	CSS funct4 rd/rs1	rs2 op R 31			8 7 6 0	Jump & Link J&L	CJ C.JAL	imm
ReaD TIME upper Half I	RDTIME		CIW funct3 imm	rs2 op I	funct7 rs2		rd opcode	Jump & Link Register	CR C.JALR	rs1
ReaD INSTR RETired I	RDINSTE		funct3 imm	rd' op S	imm[11:0] nm[11:5] rs2		rd opcode m[4:0] opcode	System Env. BREAK	CI C.EBREAK	
ReaD INSTR upper Half I	RDINSTR		funct3 imm rs1	imm rd' op	nm[11:5] rs2		imm[11] opcode	CIV. BREAK	O. C. EDICEAL	
	REINSIF	LLII I U	CB funct3 imm rs1	111111 102 Op	imm[31:12]		rd opcode			00
				target op UJ imm[20			rd opcode			29
			103							




Simplicity breeds Contempt

- How can simple ISA compete with industry monsters?
- How do measure ISA quality?
 - Static code bytes for program
 - Dynamic code bytes fetched for execution
 - Microarchitectural work generated for execution



Dynamic Bytes Fetched




- RV64GC is lowest overall in dynamic bytes fetched
 - Despite current lack of support for vector operations



Converting Instructions to Microops

Microops are measure of microarchitectural work performed



Multiple microinstructions from one macroinstruction Or one microinstruction from multiple macroinstructions



RISC-V Macro-Op Fusion Examples

"Load effective address LEA" &(array[offset]) slli rd, rs1, {1,2,3}

add rd, rd, rs2

"indexed load" M[rs1+rs2]

add rd, rs1, rs2 ld rd, 0(rd)


"clear upper word" // rd = rs1 & 0xffff_ffff

```
slli rd, rs1, 32
srli rd, rd, 32
```

- Can all be fused simply in decode stage
 - Many are expressible with 2-byte compressed instructions,
 so effectively just adds new 4-byte instructions
- RISC-V approach: prefer macroop fusion to larger ISA



RISC-V Competitive µarch Effort after Fusion






UC Berkeley RISC-V Core Generators

- Rocket: Family of In-order Cores
 - Supports 32-bit and 64-bit single-issue only
 - Dual-issue soon
 - Similar in spirit to ARM Cortex M-series and A5/A7/A53
- BOOM: Family of Out-of-Order Cores
 - Supports 64-bit single-, dual-, quad-issue
 - Similar in spirit to ARM Cortex A9/A15/A57



RISC-V Rocket In-Order Core



- 64-bit 5-stage single-issue in-order pipeline
- Design minimizes impact of long clock-to-output delays of compiler-generated RAMs
- 64-entry BTB, 256-entry BHT, 2-entry RAS
- MMU supports page-based virtual memory
- IEEE 754-2008-compliant FPU
 - Supports SP, DP fused multiply-adds with hardware support for subnormals
- Currently working on dual-issue in-order Rocket



ARM Cortex-A5 vs. RISC-V Rocket


Category	ARM Cortex-A5	RISC-V Rocket	
ISA	32-bit ARM v7	64-bit RISC-V v2	
Architecture	Single-Issue In-Order	Single-Issue In-Order 5-stage	
Performance	1.57 DMIPS/MHz	1.72 DMIPS/MHz	
Process	TSMC 40GPLUS	TSMC 40GPLUS	
Area w/o Caches	0.27 mm ²	0.14 mm ²	
Area with 16K Caches	0.53 mm ²	0.39 mm ²	
Area Efficiency	2.96 DMIPS/MHz/mm ²	4.41 DMIPS/MHz/mm ²	
Frequency	>1GHz	>1GHz	
Dynamic Power	<0.08 mW/MHz	0.034 mW/MHz	

PPA reporting conditions

- 85% utilization, use Dhrystone for benchmark, frequency/power at TT 0.9V
 25C, all regular VT transistors
- 10% higher in DMIPS/MHz, 49% more area-efficient



RISC-V BOOM Out-of-Order Core



Baseline Design

- Superscalar (parameterizable widths)
- Full branch speculation (BTB/BHT/RAS)
- Load/store queue with store ordering
 - Loads execute fully OoO wrt stores, other loads
 - Store-data forwards to loads
- Estimated 2GHz+ in 45nm (<30 FO4)



ARM Cortex-A9 vs. RISC-V BOOM


Category	ARM Cortex-A9	RISC-V BOOM-2w	
ISA	32-bit ARM v7	64-bit RISC-V v2 (RV64G)	
Architecture	2 wide, 3+1 issue Out-of- Order 8-stage	2 wide, 3 issue Out-of-Order 6-stage	
Performance	3.59 CoreMarks/MHz	3.91 CoreMarks/MHz	
Process	TSMC 40GPLUS	TSMC 40GPLUS	
Area with 32K caches	2.5 mm ²	1.00 mm ²	
Area efficiency	1.4 CoreMarks/MHz/mm ²	3.9 CoreMarks/MHz/mm ²	
Frequency	1.4 GHz	1.5 GHz	

Caveats: A9 includes NEON

BOOM is 64-bit, has IEEE-2008 fused mul-add




CoreMark Scores



See Chris Celio's "BOOM: Berkeley Out-of-Order Machine" talk from 2nd RISC-V Workshop for more details




Rocket Chip Generator



RISC-V

UC Berkeley RISC-V Cores:

Six 28nm & Six 45nm RISC-V Chips Tapeouts So Far All based on Rocket in-order core







- Open-Source RTL
- Arduino-Compatible
- Freedom E SDK
- Arduino IDE Environment
- Available for sale now!
- \$59

https://www.crowdsupply.com/sifive/hifive1



RISC-V is GREAT at Perf and Power

Microcontroller	CPU Core	CPU ISA	CPU Speed	DMIPs/MHz	Total Dhrystones	DMIPs/mW
Intel Curie Module	Intel Quark SE	x86	32 MHz	1.3	41.6	0.35
ATmega328P	AVR	AVR (8-bit)	16 MHz	0.30	5	0.10
ATSAMD21G18	ARM Cortex M0+	ARMv6-M	48 MHz	0.93	44.64	
Nordic NRF51	ARM Cortex M0+	ARMv6-M	16 MHz	0.93	14.88	1.88
Freedom E310	SiFive E31	RISC-V RV32IMAC	200 MHz 320 MHz (max)	1.61	320.39	3.16

- 10x Faster Clock than Intel's Arduino 101 uController
- 11x More Dhrystones than ARM's Arduino Zero (ATSAMD21G18)
- 9x More Power Efficient than Intel Quark
- 2x More Power Efficient than ARM Cortex M0+





RISC-V Outside Berkeley


- Adopted as "standard ISA" for India
 - IIT-Madras \$90M funding to build 6 different open-source
 RISC-V cores, from microcontrollers to servers
 - C-DAC \$45M funding to build 2GHz quad-core
- NVIDIA selected RISC-V for on-chip microcontrollers
- LowRISC project based in Cambridge, UK producing open-source RISC-V Rocket-based SoCs
 - Led by Raspberry Pi co-founder, privately funded
- Many companies developing RISC-V cores for use in tightly integrated hardware/software IP blocks
- First commercial RISC-V cores have already shipped!
 - Rumble Development Corp, for dental camera/imaging
- Multiple commercial silicon implementations should be for sale later this year



RISC-V Foundation

- Mission statement
 - "to standardize, protect, and promote the free and open RISC-V instruction set architecture and its hardware and software ecosystem for use in all computing devices."
- Established as a 501(c)(6) non-profit corporation on August 3, 2015
- Rick O'Connor recruited as Executive Director
- First year, 41+ "founding" members. Additional members welcome





Graduate book 6th edition will also use RISC-V



Why use a free and open ISA like RISC-V?

Would you like to:	Or are you happy with:		
Pick ISA then pick vendor	Pick vendor, use their ISA		
Get competitive bid for 2 nd gen. core	Vendor lock in		
Enable open software stack	Binary blobs / software NDAs		
Build your own core configuration	Buying a vendor configuration		
Sharing your core designs	No community for core designs		
Share spec and verification	Trusting vendors' verification		
Teach class with real core design	Using crippled cores in teaching		
Resell IP with controller core inside	Ask customers to license controller		
Be assured support for 50+ years	Trusting vendor business decisions		

Modest RISC-V Project Goal

Become the industry-standard ISA for all computing devices



RISC-V Research Project Sponsors

- DoE Isis Project
- DARPA PERFECT program
- DARPA POEM program (Si photonics)
- STARnet Center for Future Architectures (C-FAR)
- Lawrence Berkeley National Laboratory
- Industrial sponsors (ParLab + ASPIRE)
 - Intel, Google, HPE, *Huawei*, LG, NEC, Microsoft, Nokia, NVIDIA, Oracle, Samsung

Questions?



Backup