



VLSI Circuit Design II– EHB 425E

HOMEWORK V

Yiğit Bektaş GÜRSOY

040180063

Rana TİLKİ

040180741

Class Lecturer: Sıddıka Berna Örs Yalçın

Class Assistant:

Yasin Fırat Kula

1- Instructions and Descriptions

Mnemonic	Name	Description
LUI	Load Upper Immediate	$rd \leftarrow imm \ll 12$
AUIPC	Add Upper Immediate To Pc	$rd \leftarrow \text{program counter}(pc) + imm \ll 12$
JAL	Jump And Link	$rd \leftarrow \{imm[20], imm[10:1], imm[11], imm[19:12]\}$
JALR	Jump and Link Register	$rs1 \leftarrow imm[11:0]$ then $rs1[0] \leftarrow 0$ $rd \leftarrow pc + 4$ $pc \leftarrow pc + imm$
BEQ	Branch If Equal	if $rs1 = rs2$, $pc \leftarrow pc + imm$ else $pc \leftarrow pc + 4$
BNE	Branch If Not Equal	if $rs1 \neq rs2$, $pc \leftarrow pc + imm$ else $pc \leftarrow pc + 4$
BLT	Branch If Less Than	if $rs1 < rs2$, $pc \leftarrow pc + imm$ else $pc \leftarrow pc + 4$
BGE	Branch If Greater or Equal	if $rs1 \geq rs2$, $pc \leftarrow pc + imm$ else $pc \leftarrow pc + 4$
BLTU	Branch If Less Than Unsigned	if $rs1 < rs2$, $pc \leftarrow pc + imm$ else $pc \leftarrow pc + 4$
BGEU	Branch If Greater Than Unsigned	if $rs1 \geq rs2$, $pc \leftarrow pc + imm$ else $pc \leftarrow pc + 4$
LB	Load Byte	$address \leftarrow rs1 + imm[7:0]$ $byte_value \leftarrow \text{Memory}[address]$ $rd \leftarrow \text{sxt}(byte_value)$
LH	Load Halfword	$address \leftarrow rs1 + imm[15:0]$ $byte_value \leftarrow \text{Memory}[address]$ $rd \leftarrow \text{sxt}(byte_value)$
LW	Load Word	$address \leftarrow rs1 + imm[31:0]$ $byte_value \leftarrow \text{Memory}[address]$ $rd \leftarrow \text{sxt}(byte_value)$
LBU	Load Byte Unsigned	$address \leftarrow rs1 + imm[7:0]$ $byte_value \leftarrow \text{Memory}[address]$ $rd \leftarrow \text{zxt}(byte_value)$ (zxt - unsigned extended)
LHU	Load Halfword Unsigned	$address \leftarrow rs1 + imm[15:0]$ $byte_value \leftarrow \text{Memory}[address]$ $rd \leftarrow \text{zxt}(byte_value)$
SB	Store Byte	$address \leftarrow rs1 + imm$ $\text{Memory}[address] \leftarrow rs2[7:0]$
SH	Store Halfword	$address \leftarrow rs1 + imm$ $\text{Memory}[address] \leftarrow rs2[15:0]$
SW	Store Word	$address \leftarrow rs1 + imm$ $\text{Memory}[address] \leftarrow rs2[31:0]$
ADDI	Add Immediate	$rd \leftarrow rs1 + \text{sxt}(imm)$
SLTI	Set Less Than Immediate	if $rs1 < \text{sxt}(imm)$ then $rd \leftarrow 1$ else $rd \leftarrow 0$
SLTIU	Set Less Than Immediate Unsigned	if $rs1 < \text{zxt}(imm)$, $rd \leftarrow 1$ else $rd \leftarrow 0$
XORI	XOR Immediate	$rd \leftarrow rs1 \wedge imm$
ORI	OR Immediate	$rd \leftarrow rs1 \vee imm$
ANDI	AND Immediate	$rd \leftarrow rs1 \& imm$
SLLI	Shift Left Logical Immediate	$rd \leftarrow rs1 \ll \text{shamt}$
SRLI	Shift Right Logical Immediate	$rd \leftarrow rs1 \gg \text{shamt}$
SRAI	Shift Right Arithmetic Immediate	$rd \leftarrow rs1 \ggg \text{shamt}$
ADD	Addition	$rd \leftarrow rs1 + rs2$
SUB	Substraction	$rd \leftarrow rs1 - rs2$
SLL	Shift Left Logical	$rd \leftarrow rs1 \ll rs2[4:0]$
SLT	Set Less Than	if $rs1 < rs2$ then $rd \leftarrow 1$ else $rd \leftarrow 0$

SLTU	Set Less Than Unsigned	if $rs1[31:0] < rs2[31:0]$ then $rd \leftarrow 1$ else $rd \leftarrow 0$
XOR	Exclusive OR	$rd \leftarrow rs1 \wedge rs2$
SRL	Shift Right Logical	$rd \leftarrow rs1 \gg rs2[4:0]$
SRA	Shift Right Arithmetic	$rd \leftarrow rs1 \ggg rs2[4:0]$
OR	OR	$rd \leftarrow rs1 \vee rs2$
AND	AND	$rd \leftarrow rs1 \& rs2$

2- Machine Codes

1-)ADDI: 000000000000_00000_000_00001_0010011

I-TYPE imm[11:0] rs1 funct3 rd opcode

imm[11:0] = 000000000000, rs1 = 00000, funct3 = 000, rd = 00001, opcode = 0010011

Hexadecimal : imm[11:0] = 0, rs1 = 0, rd=1

2-)BEQ: 0000000_00010_00011_000_00010_0001100

B-TYPE imm[12|10:5] rs2 rs1 funct3 imm[4:1|11] opcode

imm[12:1] = 000000000001

imm[12|10:5] = 0000000, rs2 = 00010, rs1 = 00011, funct3 = 000, imm[4:1|11] = 00010, opcode = 1100011

Hexadecimal : imm[12:1] = 1, rs2 = 2, rs1=3

3-)LW : 0000000000010_00100_010_00101_0000011

I-TYPE imm[11:0] rs1 funct3 rd opcode

imm[11:0] = 000000000010, rs1 = 00100, funct3 = 010, rd = 00101, opcode = 0000011

Hexadecimal: imm[11:0] = 2, rs1=4, rd=5

4-)SW : 0000000_00110_00111_010_00011_0100011

S-TYPE imm[11:5] rs2 rs1 funct3 imm[4:0] opcode

imm[11:0] = 000000000011

imm[11:5] = 0000000, rs2 = 00110, rs1 = 00111, funct3 = 010, imm[4:0] = 00011, opcode = 0100011

Hexadecimal: imm[11:0] = 3, rs2=6, rs1=7

5-)BNE: 0000000_01000_01001_001_01000_1100011

B-TYPE imm[12|10:5] rs2 rs1 funct3 imm[4:1|11] opcode

imm[12:1] = 000000000100

imm[12|10:5] = 0000000, rs2 = 01000, rs1 = 01001, funct3 = 001, imm[4:1|11] = 01000,
opcode = 1100011

Hexadecimal : imm[12:1] = 4, rs2 = 8, rs1=9

6-)BLT: 0000000_01010_01011_100_01010_1100011

B-TYPE imm[12|10:5] rs2 rs1 funct3 imm[4:1|11] opcode

imm[12:1] = 000000000101

imm[12|10:5] = 0000000, rs2 = 01010, rs1 = 01011, funct3 = 100, imm[4:1|11] = 01010,
opcode = 1100011

Hexadecimal: imm[12:1] = 5, rs2 = 10, rs1=11

7-)BGE: 0000000_01100_01101_101_01100_1100011

B-TYPE imm[12|10:5] rs2 rs1 funct3 imm[4:1|11] opcode

imm[12:1] = 000000000110

imm[12|10:5] = 0000000, rs2 = 01100, rs1 = 01101, funct3 = 101, imm[4:1|11] = 01100,
opcode = 1100011

Hexadecimal: imm[12:1] = 6, rs2 = 12, rs1=13

8-)BLTU: 0000000_01110_01111_110_01110_1100011

B-TYPE imm[12|10:5] rs2 rs1 funct3 imm[4:1|11] opcode

imm[12:1] = 000000000111

imm[12|10:5] = 0000000, rs2 = 01110, rs1 = 01111, funct3 = 110, imm[4:1|11] = 01110,
opcode = 1100011

Hexadecimal: imm[12:1] = 7, rs2 = 14, rs1=15

9-)BGEU: 0000000_10000_10001_111_10000_1100011

B-TYPE imm[12|10:5] rs2 rs1 funct3 imm[4:1|11] opcode

imm[12:1] = 000000001000

imm[12|10:5] = 0000000, rs2 = 10000, rs1 = 10001, funct3 = 111, imm[4:1|11] = 10000,
opcode = 1100011

Hexadecimal: imm[12:1] = 8, rs2 = 16, rs1=17

10-)XOR: 0000000_10010_10011_100_10100_0110011

R-TYPE func7 rs2 rs1 func3 rd opcode

func7 = 0000000, rs2 = 10010, rs1 = 10011, func3 = 100, rd = 10100, opcode = 0110011

Hexadecimal: rs2 = 18, rs1=19, rd=20

11-)OR: 0000000_10101_10110_110_10111_0110011

R-TYPE func7 rs2 rs1 func3 rd opcode

func7 = 0000000, rs2 = 10101, rs1 = 10110, func3 = 110, rd = 10111, opcode = 0110011

Hexadecimal: rs2 = 21, rs1=22, rd=23

12-)AND: 0000000_11000_11001_111_11010_0110011

R-TYPE func7 rs2 rs1 func3 rd opcode

func7 = 0000000, rs2 = 11000, rs1 = 11001, func3 = 111, rd = 11010, opcode = 0110011

Hexadecimal: rs2 = 24, rs1=25, rd=26

13-)SUB: 0100000_11011_11100_000_11101_0110011

R-TYPE func7 rs2 rs1 func3 rd opcode

func7 = 0100000, rs2 = 11011, rs1 = 11100, func3 = 000, rd = 11101, opcode = 0110011

Hexadecimal: rs2 = 27, rs1=28, rd=29

14-)JAL: 00000001001000000000_11110_1101111

J-TYPE imm[20:1], rd, opcode

imm[20:1]= 00000000000000001001, rd = 11110, opcode = 1101111

Hexadecimal: imm[20:1]=9, rd=30

15-)AUIPC: 00000000000000001010_11111_0010111

U-TYPE imm[20:1], rd, opcode

imm[31:12]= 00000000000000001010, rd = 11111, opcode = 0010111

Hexadecimal: imm[31:12]=10, rd=31

16-)SRA: 0100000_00000_00001_101_00010_0110011

R-TYPE func7 rs2 rs1 func3 rd opcode

func7 = 0100000, rs2 = 00000, rs1 = 00001, func3 = 101, rd = 00010, opcode = 0110011

Hexadecimal: rs2 = 0, rs1=1, rd=2

In RISC-V, the NOP (no operation) instruction is performed using the ADDI (add immediate) instruction with both source operands set to the zero register (x0). Since adding zero to a register doesn't change its value, the ADDI instruction effectively performs no operation.

NOP: 0000000000000000000000000000000010011

imm: 0000000000000000, rd: 00000, funct3: 000, rs1: 00000, opcode:0010011


In this encoding, the opcode field is ``0010011``, which corresponds to the ADDI instruction. The rs1 and rs2 fields are both set to the zero register (x0), and the immediate field is set to zero. Since adding zero to a register doesn't change its value, this instruction effectively performs no operation.


3- Behavioral Simulation Results

The codes are in the zip file. Only simulation results and comments are available here.

- **Memory Block**


The simulation results and TCL console outputs are shown below. 32bit data consisting of 128 lines in the "machine_code.txt" file is read through the memory_block.v file. With our "we0" signal being 1, the data starts to be written to the memory block. When wr_din0 and rd_dout signals are followed, it appears to be read successfully. After the first 16 lines are read, the remaining 112 lines are filled with "no action" machine code. The results are verified when comparing the memory written with the Tcl console outputs.



[illegible][illegible]


- **Data Memory**

In this section, it is aimed to show 8bit, 16bit and 32bit values. An 8-bit (1 byte) value is displayed in 4 ranges, a 16-bit (half word) value in 2 ranges, and a 32-bit (word) value in 1 range. This part is coded in the upper module with the case structure. Then a testbench was designed for this module. Word, 1byte and halfword are specified in the simulation, respectively. The wr_strb signal represents the case states, there are 7 states in total. After the wr_din0 signal reaches 32bit and the we01 signal becomes 1, the output appears in the rd_dout0 signal.



- **Register File**

Below is the simulation result of the register file module created using the memory_block.v top module. In this module, 2 inputs named rd_addr0 and rd_addr1 and two outputs named rd_dout0 and rd_dout1 have been added. The values given here appear in the relevant outputs, respectively. It is said that when rd_addr0 and rd_addr1 are given 0 as stated in the assignment, 0 should be output. It is stated that when both inputs return 0, 0 is read at the output. Incoming values other than 0 are shown to be output directly. The circuit is working correctly.



✓ Setup and Hold Violations

```
Open 25-rcx_sta.worst_slack.rpt Save
~/OpenLane/designs/register_file/runs/run/reports/signoff

1 |
2 |=====
3 | report_worst_slack -max (Setup)
4 |=====
5 | worst slack 2.04
6 |
7 |=====
8 | report_worst_slack -min (Hold)
9 |=====
10| worst slack 0.30
```

Maximum frequency $1/2.04 \times 10^{-9} = 490.196$ Mhz


✓ DRV

```
Open 25-rcx_sta.slew.rpt Save
~/OpenLane/designs/register_file/runs/run/reports/signoff

254 _06738_/X 10 11 (VIOLATED)
255 _06763_/X 10 11 (VIOLATED)
256 _06766_/X 10 11 (VIOLATED)
257 _06769_/X 10 11 (VIOLATED)
258 _06797_/X 10 11 (VIOLATED)
259 _06806_/X 10 11 (VIOLATED)
260 _06815_/X 10 11 (VIOLATED)
261 _06841_/X 10 11 (VIOLATED)
262 _07224_/X 10 11 (VIOLATED)
263 _07422_/X 10 11 (VIOLATED)
264 _07473_/X 10 11 (VIOLATED)
265 _07504_/X 10 11 (VIOLATED)
266 _07662_/X 10 11 (VIOLATED)
267 _07752_/X 10 11 (VIOLATED)
268 _07958_/X 10 11 (VIOLATED)
269 _08005_/X 10 11 (VIOLATED)
270 _08231_/X 10 11 (VIOLATED)
271 _08402_/X 10 11 (VIOLATED)
272 _08450_/X 10 11 (VIOLATED)
273 _08518_/X 10 11 (VIOLATED)
274 _08586_/X 10 11 (VIOLATED)
275 _08676_/X 10 11 (VIOLATED)
276 _08815_/X 10 11 (VIOLATED)
277 _08862_/X 10 11 (VIOLATED)
278 _09089_/X 10 11 (VIOLATED)
279 _09115_/X 10 11 (VIOLATED)
280 _09136_/X 10 11 (VIOLATED)
281 _09157_/X 10 11 (VIOLATED)
282 _09183_/X 10 11 (VIOLATED)
283 _09340_/X 10 11 (VIOLATED)
284 clkbuf_4_8__f_clk/X 10 11 (VIOLATED)
285
286
287 =====
288 max slew violation count 0
289 max fanout violation count 276
290 max cap violation count 0
291 =====

Plain Text Tab Width: 8 Ln 1, Col 1 INS
```

✓ DRC



The screenshot shows a web browser window with the address bar displaying the file path: ~/OpenLane/designs/register_file/runs/run/reports/signoff. The browser tab is titled 'drc.rpt'. The main content area displays the following text:

```
1 register_file
2 -----
3 [INFO]: COUNT: 0
4 [INFO]: Should be divided by 3 or 4
5
```

✓ LVS




The screenshot shows a web browser window with the address bar displaying the file path: ~/OpenLane/designs/register_file/runs/run/reports/signoff. The browser tab is titled '33-register_file.lvs.rpt'. The main content area displays the following text:

```
1 LVS reports no net, device, pin, or property mismatches.
2
3 Total errors = 0
```

✓ Antennas outputs are in .zip file. It is not included here because it is too long.

✓ Final Area



The screenshot shows a web browser window with the address bar displaying the file path: ~/OpenLane/designs/register_file/runs/run/reports/signoff. The browser tab is titled '25-rcx_sta.area.rpt'. The main content area displays the following text:

```
1
2 =====
3 report_design_area
4 =====
5 Design area 86787 u^2 14% utilization.
```

✓ Path

Text Editor						
May 2 22:53						
25-rcx_sta.rpt						
~/OpenLane/designs/register_file/runs/run/reports/signoff						
1						
2	=====					
3	report_checks -unconstrained					
4	=====					
5	Startpoint: rst (input port clocked by clk)					
6	Endpoint: _09690_ (recovery check against rising-edge clock clk)					
7	Path Group: asynchronous					
8	Path Type: max					
9						
10	Fanout	Cap	Slew	Delay	Time	Description
11	-----					
12				0.00	0.00	clock clk (rise edge)
13				0.00	0.00	clock network delay (propagated)
14				2.00	2.00	^ input external delay
15			0.02	0.01	2.01	^ rst (in)
16	1	0.00				rst (net)
17			0.02	0.00	2.01	^ input11/A (sky130_fd_sc_hd_dlymetal6s2s_1)
18			0.20	0.20	2.21	^ input11/X (sky130_fd_sc_hd_dlymetal6s2s_1)
19	1	0.02				net11 (net)
20			0.20	0.00	2.21	^ fanout251/A (sky130_fd_sc_hd_buf_6)
21			0.29	0.32	2.53	^ fanout251/X (sky130_fd_sc_hd_buf_6)
22	6	0.15				net251 (net)
23			0.29	0.01	2.55	^ fanout250/A (sky130_fd_sc_hd_clkbuf_4)
24			0.19	0.33	2.88	^ fanout250/X (sky130_fd_sc_hd_clkbuf_4)
25	5	0.06				net250 (net)
26			0.19	0.00	2.88	^ fanout238/A (sky130_fd_sc_hd_clkbuf_4)
27			0.19	0.30	3.18	^ fanout238/X (sky130_fd_sc_hd_clkbuf_4)
28	6	0.06				net238 (net)
29			0.19	0.00	3.19	^ fanout231/A (sky130_fd_sc_hd_buf_2)
30			0.24	0.30	3.49	^ fanout231/X (sky130_fd_sc_hd_buf_2)
31	6	0.05				net231 (net)
32			0.24	0.00	3.49	^ fanout229/A (sky130_fd_sc_hd_buf_4)
33			0.19	0.29	3.78	^ fanout229/X (sky130_fd_sc_hd_buf_4)
34	10	0.07				net229 (net)
35			0.19	0.00	3.78	^ fanout228/A (sky130_fd_sc_hd_buf_4)
36			0.17	0.26	4.04	^ fanout228/X (sky130_fd_sc_hd_buf_4)
37	10	0.06				net228 (net)
38			0.17	0.01	4.05	^ _09690_/RESET_B (sky130_fd_sc_hd_dfrtp_1)
39					4.05	data arrival time
40						
41				10.00	10.00	clock clk (rise edge)
42				0.00	10.00	clock source latency
43			0.31	0.21	10.21	^ clk (in)
44	2	0.07				clk (net)
45			0.31	0.00	10.21	^ clkbuf_0_clk/A (sky130_fd_sc_hd_clkbuf_16)
46			0.18	0.29	10.50	^ clkbuf_0_clk/X (sky130_fd_sc_hd_clkbuf_16)
47	6	0.16				clknet_0_clk (net)
48			0.18	0.01	10.51	^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd_clkbuf_8)
49			0.19	0.27	10.78	^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd_clkbuf_8)
50	4	0.11				clknet_2_3_0_clk (net)
51			0.19	0.01	10.79	^ clkbuf_4_12_f_clk/A (sky130_fd_sc_hd_clkbuf_16)
52			0.17	0.26	11.05	^ clkbuf_4_12_f_clk/X (sky130_fd_sc_hd_clkbuf_16)
53	13	0.16				clknet_4_12_leaf_clk (net)
54			0.17	0.00	11.05	^ clkbuf_leaf_87_clk/A (sky130_fd_sc_hd_clkbuf_16)
55			0.04	0.16	11.21	^ clkbuf_leaf_87_clk/X (sky130_fd_sc_hd_clkbuf_16)
56	4	0.02				clknet_leaf_87_clk (net)
57			0.04	0.00	11.21	^ _09690_/CLK (sky130_fd_sc_hd_dfrtp_1)
58			-0.25	10.96		clock uncertainty
59			0.00	10.96		clock reconvergence pessimism
60			0.20	11.15		library recovery time
61				11.15		data required time
62	-----					
63					11.15	data required time
64					-4.05	data arrival time
65	-----					
66					7.10	slack (MET)
67						
68						
69	Startpoint: rd_addr0[4] (input port clocked by clk)					
70	Endpoint: rd_dout0[29] (output port clocked by clk)					
71	Path Group: clk					
72	Path Type: max					
73						
74	Fanout	Cap	Slew	Delay	Time	Description
75	-----					
76				0.00	0.00	clock clk (rise edge)
77				0.00	0.00	clock network delay (propagated)
78				2.00	2.00	^ input external delay
79			0.02	0.01	2.01	^ rd_addr0[4] (in)
80	1	0.00				rd_addr0[4] (net)
81			0.02	0.00	2.01	^ input5/A (sky130_fd_sc_hd_buf_4)
82			0.25	0.25	2.27	^ input5/X (sky130_fd_sc_hd_buf_4)
83	2	0.09				net5 (net)
84			0.25	0.02	2.29	^ _04661_/A (sky130_fd_sc_hd_buf_4)
85			0.19	0.29	2.58	^ _04661_/X (sky130_fd_sc_hd_buf_4)
86	10	0.07				_00992_ (net)
87			0.19	0.00	2.58	^ _04705_/C_N (sky130_fd_sc_hd_nor3b_4)
88			1.16	1.03	3.61	^ _04705_/Y (sky130_fd_sc_hd_nor3b_4)
89	10	0.11				_01036_ (net)
90			1.16	0.01	3.62	^ _04706_/B (sky130 fd sc hd and2 2)

82			0.25	0.25	2.27	^	input5/X (sky130_fd_sc_hd__buf_4)
83	2	0.09					net5 (net)
84			0.25	0.02	2.29	^	_04661_/A (sky130_fd_sc_hd__buf_4)
85			0.19	0.29	2.58	^	_04661_/X (sky130_fd_sc_hd__buf_4)
86	10	0.07					_00992_ (net)
87			0.19	0.00	2.58	^	_04705_/C_N (sky130_fd_sc_hd__nor3b_4)
88			1.16	1.03	3.61	^	_04705_/Y (sky130_fd_sc_hd__nor3b_4)
89	10	0.11					_01036_ (net)
90			1.16	0.01	3.62	^	_04706_/B (sky130_fd_sc_hd__and2_2)
91			0.22	0.46	4.08	^	_04706_/X (sky130_fd_sc_hd__and2_2)
92	4	0.04					_01037_ (net)
93			0.22	0.00	4.08	^	_04707_/A (sky130_fd_sc_hd__buf_6)
94			0.26	0.31	4.38	^	_04707_/X (sky130_fd_sc_hd__buf_6)
95	10	0.13					_01038_ (net)
96			0.27	0.02	4.40	^	_05055_/B1 (sky130_fd_sc_hd__a221o_1)
97			0.20	0.32	4.73	^	_05055_/X (sky130_fd_sc_hd__a221o_1)
98	1	0.02					_01378_ (net)
99			0.20	0.00	4.73	^	_05062_/C (sky130_fd_sc_hd__or4_1)
100			0.11	0.21	4.94	^	_05062_/X (sky130_fd_sc_hd__or4_1)
101	1	0.01					_01385_ (net)
102			0.11	0.00	4.94	^	_05081_/A1 (sky130_fd_sc_hd__o21a_4)
103			0.44	0.45	5.39	^	_05081_/X (sky130_fd_sc_hd__o21a_4)
104	39	0.15					net71 (net)
105			0.44	0.01	5.40	^	output71/A (sky130_fd_sc_hd__buf_2)
106			0.17	0.31	5.71	^	output71/X (sky130_fd_sc_hd__buf_2)
107	1	0.03					rd_dout0[29] (net)
108			0.17	0.00	5.71	^	rd_dout0[29] (out)
109					5.71		data arrival time
110							
111			10.00	10.00			clock clk (rise edge)
112			0.00	10.00			clock network delay (propagated)
113			-0.25	9.75			clock uncertainty
114			0.00	9.75			clock reconvergence pessimism
115			-2.00	7.75			output external delay
116					7.75		data required time
117							
118					7.75		data required time
119					-5.71		data arrival time
120							
121					2.04		slack (MET)
122							
123							
124							
125							=====
126							report_checks --slack_max -0.01
127							=====
128							No paths found.

For asynchronous group

Startpoint: rst (input port clocked by clk)

Endpoint: _09690_ (recovery check against rising-edge clock clk)

Worst path is 7.1 ns (slack (MET)).

For clk group

Startpoint: rd_addr0[4] (input port clocked by clk)

Endpoint: rd_dout[29] (output port clocked by clk)

Worst path is 2.04 ns (slack (MET)).

The number whose maximum gives the value of the clock frequency is the number in the critical path. This is how the critical path is found. Based on this, the critical path can be found. The above results are written according to these inferences.

✓ Layout

