BLG 212E - Microprocessor Systems MIDTERM EXAM

Resources are closed. Exam duration 90 minutes.

QUESTION 1) [15 points] Consider the Assembly program on right. Suppose pipelined processing method is used for Fetch-Decode-Execute-Write phases.

- Draw the table for pipelining showing instruction numbers and phases for each instruction.
- Find the total number of instruction cycles for the program.
- 1 START LDA A, <\$1000>
- 2 CMP A, 0
- 3 BLT DEVAM
- 4 BRA END
- 5 DEVAM STA 0, <\$1000>
- 6 END INT

QUESTION 2) [55 points]

A memory subsystem will be designed containing the following modules. (Address bus is 1.3 bits, Data hus is 8-bits).

- Total 2 KB ROM memory, by using 1K×8 bit ROM modules.
- Total 2 KB RAM memory, by using 1K×8 bit RAM modules.
- All memory modules are in consecutive address map.

a) [25 points] Calculate the total capacity and the total used memory.

For each memory chip, write the address range (smallest and biggest addresses) with hexadecimal notation.

- b) [30 points] Draw the memory design with all necessary connections. (Address bus, Data bus, Chip select signals).
 - Use an address decoder.
 - Assume memory chip select signals are active high (1).

QUESTION 3) [30 points] Write an Assembly program to do followings.

- Define a symbol named SIZE which is equal to 5 (array size).
- Define a variable named ARRAY, each element is 1 byte.
- Initialize the array with values 10,3,8,6,7.
- Define a variable named EVEN_COUNT which is 1 byte.

subroutine RTI Return from interrupt

- By looping, calculate the count of even numbers (EVEN_COUNT) in array.
- Note that if the rightmost bit of a number is 0, then it is an even number.
 You may use the right-shift instruction to get rightmost bit into Carry flag and check the Carry flag.

INSTRUCTION SET

Transfer	Logic	December Disease the second		
		Pseudo Directives	Branch - Compare	Branch - Compare
MOV Move	AND And	ORG Origin	CMP Compare	BIO Branch if overflow
'LDA Load	OR Or	EQU Equal	BIT Bit test	BNO Branch if not
STA Store	XOR Exclusive or	RMB Reserve memory	BRA Branch	overflow
EXC Exchange	CLR Clezir	bytes	JMP Jump	BIC Branch if carry
CHN Change	SET Stat	DAT Data	JMC Jump conditionally	BNC Branch if not carry
	COM/ Complement	END End	BEQ Branch if equal	BIH Branch if half carry
Shift/Rotate	NF.G Negate		BNE Branch if not equal	BNH Branch if not half
LSL Logical shift left		Arithmetic	BGT Branch if greater than	carry
LSR Logical shift right	Operational	ADD Add	BGE Branch if greater or	BSR Branch to subroutine
ASR Arithmetic shift right	PSH Push	ADC Add with carry	equal	JSR Jump to subroutine
ROL Rotate left	PUL Pull	SUB Subtract	BLT Branch if less than	BSC Branch to subroutine
ROR Rotate right	EIN Enable interrupt	SUE Subtract with carry	BHI Branch if higher	conditionally
	DIN Disable interrupt	MUL Multiply	BHE Branch if higher or	JSC Jump to subroutine
	NOP No operation	DIV Divide	equal	conditionally
	INT Interrupt	INC Incremenet	BLO Branch if lower	
	RTS Return from	DEC Decrement		