Memory I:


Overview of Semiconductor Memories

- Random Access Memories
- ROMs;
 - -ROM
 - Decoders
 - -PLA's
 - EEPROM

Static Random Access

- Memory Classification
- CMOS Static Memory
 - Six transistor memory cell
 - Memory architecture
 - Decoders
 - Read/write cirtcuitry
- RMOS Static Memory
 - Four transistor memory cell
 - Technology
 - Memory cell layout

Memory Classification



Memory Classification


Semiconductor Memories


Read Only (ROM) L 23


Static (SRAM) L 23/24


Dynamic (DRAM) L 24


Random Access Memories













Row Decoder


$$A_0 A_1 R_0 R_1 R_2 R_3$$


Column Decoder




Column Decoder









Active





Poly





Metal




















Programmable Logic Array (PLA)








Programmable Logic Array (PLA)





AND




OR









Active





Poly




Metal











Electrically Programmable




```
Erase --> Apply UV
--> Low Vt --> Transistor ON when Selected
Program --> CG = High, Drain = High, Source = Low
--> High Vt --> Transistor OFF when Selected
```

Electrically Programmable



Electrically Programmable




Flash EEPROM

- Same as EEPROMs
- Erased in Single Cycle
- Relatively low number of erase/program cycles


Static Random Access Memories


- Memory Classification
- CMOS static memory
 - Six transistor memory cell
 - Memory architecture
 - Decoders
 - Read/Write circuitry


Memory Classification




Six transistor memory cell










Six transistor memory cell












Memory architecture




CMOS static memory Decoders






Read/Write circuitry



Read



Write

