


$$1) f = x_1 \bar{x}_3 + \bar{x}_1 \bar{x}_2 x_3 + x_2 \bar{x}_3$$

$$= x_1 \bar{x}_3 (x_2 + \bar{x}_2) + \bar{x}_1 \bar{x}_2 x_3 + x_2 \bar{x}_3 (x_1 + \bar{x}_1) \rightarrow \text{missing variables added to complete shannon expression}$$

$$f = x_1 (x_2 (\bar{x}_3) + \bar{x}_2 (\bar{x}_3)) + \bar{x}_1 (x_2 (\bar{x}_3) + \bar{x}_2 (x_3))$$



worst case

2 pass transistors (4 total transistors) are used in worst case paths. In pass transistors, NMOS and PMOS are in parallel, therefore we can calculate equivalent resistance as $(R_p \parallel R_n)$.

$$t_{PLH} = t_{PHL} = 0.69 \cdot 2(R_n \parallel R_p) \cdot (C_L) = 0.69 \cdot 2(R_n \parallel R_p) \cdot 10 \cdot 10^{-12} = 82.8 \cdot 10^{-9}$$

$$\rightarrow (R_n \parallel R_p) = 6 \cdot 10^3 \Rightarrow \frac{1}{R_n} + \frac{1}{R_p} = \frac{1}{R_n \parallel R_p} = \frac{1}{6 \cdot 10^3} \Rightarrow \frac{1}{12 \cdot 10^3} + \frac{1}{24 \cdot 10^3}$$

$$\rightarrow 2(W/L)_n + (W/L)_p = 4$$

$\begin{matrix} 0 & + & 4 \\ \vdots & & \vdots \\ 2 & & 0 \end{matrix}$

$= 4$ highest possible sum
 $= 2$ lowest possible sum

Considering minimum $(W/L) = 1$
 $(W/L)_n = 2.5$
 $(W/L)_p = 1 \Rightarrow \boxed{2.5}$

27


A	B	X
0	0	1
0	1	0
1	0	0
1	1	1

X: Output of the first part on circuit.

$$X = AB + \bar{A}\bar{B}$$

$$\text{sum} = X \cdot C_{in} + \bar{X} \cdot 0 = X \cdot C_{in}$$

$$C_{out} = \bar{X} \cdot C_{in} + X \cdot A$$



⇒ need to find worst-case t_{PLH} and t_{PHL} for 'sum' 'Cout' (total of 4 delay values).

$$R_n = 12 \cdot 10^3 \Omega, R_p = 24 \cdot 10^3 \Omega \text{ since } (W/L)_n = (W/L)_p = 1$$

for sum

low-to-high → only occurs when $C_{in} = 1, X: 0 \rightarrow 1$

$$t_{PLH} = 0.69 \cdot R_n \cdot C_L = 0.69 \cdot 12 \cdot 10^3 \cdot 10 \cdot 10^{-12} = \underline{82.8 \text{ ns}}$$

high-to-low → occurs when: $C_{in} = 0, X: 0 \rightarrow 1$

$C_{in} = 1, X: 1 \rightarrow 0$ → we use this case since $R_p > R_n$

$$t_{PHL} = 0.69 \cdot R_p \cdot C_L = 0.69 \cdot 24 \cdot 10^3 \cdot 10 \cdot 10^{-12} = \underline{165.6 \text{ ns}}$$

for Cout

low-to-high → occurs when: $C_{in} = 1, A = 0, X: 1 \rightarrow 0$ → using PMOS $R_p > R_n$
 $C_{in} = 0, A = 1, X: 0 \rightarrow 1$

$$t_{PLH} = 0.69 \cdot R_p \cdot C_L = \underline{165.6 \text{ ns}}$$

high-to-low → occurs when: $C_{in} = 0, A = 1, X: 1 \rightarrow 0$ → using PMOS $R_p > R_n$
 $C_{in} = 1, A = 0, X: 0 \rightarrow 1$

$$t_{PHL} = 0.69 \cdot R_p \cdot C_L = \underline{165.6 \text{ ns}}$$