

16/02/15 - W3


①

EHB 322E: Digital Electronic Circuits

SPRING 2015

INVERTERS

IN	OUT
logic 0 (0V)	logic 1 (5V)
logic 1 (5V)	logic 0 (0V)






NMOS




PMOS

CMOS

Circuit
(transistor
based)



Circuit
(switch
based)



INV's OUT

IN	OUT
0V	VDD
5V	0V (0)

IN	OUT
0V	5V (5)
5V	0

IN	OUT
0V	5V
5V	0V

Static
Power


> 0

> 0


= 0

②

Static behaviour of inverters Voltage Transfer Curve (VTC) of inverters





Linear Model



μMOS	$p\text{MOS}$	CMOS
$V_{OL} > 0$	$V_{OL} = 0$	$V_{OL} = 0$
$V_{OH} = V_{DD}$	$V_{OH} < V_{DD}$	$V_{OH} = V_{DD}$

CMOS Inverter

(3)



V_{TN} : Threshold voltage of MN (> 0)

V_{TP} : Threshold voltage of MP (< 0)

$$V_{IN} = V_{GN} = V_{GP} \Rightarrow \boxed{V_{GSN} = V_{IN}} \quad \boxed{V_{GSP} = V_{IN} - V_{DD}}$$

$$V_{OUT} = V_{DN} = V_{DP} \Rightarrow \boxed{V_{DSN} = V_{OUT}} \quad \boxed{V_{DSP} = V_{OUT} - V_{DD}}$$

$$V_{GSN} \geq 0 \quad V_{GSP} \leq 0$$

$$V_{DSN} \geq 0 \quad V_{DSP} \leq 0$$


$$I_{DN} = I_{DP}$$

$$V_{GSN} - V_{TN} = V_{DSN} \text{ (Saturation-linear edge of MN)}$$

$$\Rightarrow \boxed{V_{OUT} = V_{IN} - V_{TN}} \rightarrow \text{MN line}$$

$$V_{GSP} - V_{TP} = V_{DSP} \text{ (Saturation-linear edge of MP)}$$

$$\Rightarrow V_{IN} - V_{DD} - V_{TP} = V_{OUT} - V_{DD} \Rightarrow \boxed{V_{OUT} = V_{IN} - V_{TP}} \rightarrow \text{MP line}$$



5 Regions

	Region	MN	MP
①	$0 \leq V_{IN} < V_{TN}$	Cut-off	Linear ($V_{DS}=0$)
②	$V_{TN} \leq V_{IN} < V_{OUT} + V_{TP}$	Saturation	Linear
③	$V_{OUT} + V_{TP} \leq V_{IN} < V_{OUT} + V_{TN}$	Saturation	Saturation
④	$V_{OUT} + V_{TN} \leq V_{IN} < V_{DD} + V_{TP}$	Linear	Saturation
⑤	$V_{DD} + V_{TP} \leq V_{IN}$	Linear ($V_{DS}=0$)	Cut-off

(5)

Switching Threshold (V_M)

$V_M = ?$ which region? \rightarrow (3) both in sat.

$$I_{DN} = I_{DP}$$

$$I_{DN} = K_N (V_{GSN} - V_{TN})^2 \quad I_{DP} = K_P (V_{GSP} - V_{TP})^2$$

$$= K_N (V_{IN} - V_{TN})^2 \quad = K_P (V_{IN} - V_{DD} - V_{TP})^2$$

$$V_{IN} = V_M$$

$$\Rightarrow K_N (V_M - V_{TN})^2 = K_P (V_M - V_{DD} - V_{TP})^2$$

$$\Rightarrow V_M = \frac{V_{DD} + V_{TP} + \sqrt{\frac{K_N}{K_P}} V_{TN}}{1 + \sqrt{\frac{K_N}{K_P}}}$$

~~ex~~ For symmetric operation V_M is selected as $V_{DD}/2$, and $V_{TN} = -V_{TP}$. Determine $\frac{K_N}{K_P}$.

Suppose that $R = \frac{K_N}{K_P}$

$$\frac{V_{DD}}{2} = \frac{V_{DD} - V_{TN} + R^2 V_{TN}}{1 + R^2}$$

$$\Rightarrow R^2 \left(\frac{V_{DD}}{2} - V_{TN} \right) = \left(\frac{V_{DD}}{2} - V_{TN} \right) \Rightarrow R = 1 \quad \frac{\frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right)_N}{\frac{1}{2} \mu_p C_{ox} \left(\frac{W}{L} \right)_P} = 1$$

(6)

$$\frac{\mu_n}{\mu_p} = \frac{\left(\frac{W}{L}\right)_p}{\left(\frac{W}{L}\right)_n}$$

$$L_p = L_n = L_{min}$$

$$\Rightarrow \frac{\mu_n}{\mu_p} = \frac{W_p}{W_n}$$

$$\frac{\mu_n}{\mu_p} = 3 \Rightarrow$$

$$W_p = 3W_n$$


Noise Margin

$$NM_L = V_{IL}$$

$$NM_H = V_{OH} - V_{IH}$$


NM_L and NM_H are Maximum tolerable voltage values when $I_N = 0$ and $I_N = 1$, respectively

- If $V_{IN} > NM_L$ or $V_{OUT} < V_{OH} - NM_H$ then
then V_{OUT} might be 0 or V_{OH} (unstable)



(7)

If using a linear model and V_M



$$G = \frac{dV_{out}}{dV_{in}} \text{ (negative)}$$

$$V_{IL} = V_M + \Delta V_{out} \frac{dV_{in}}{dV_{out}}$$

$$V_{IL} = V_M + \frac{\Delta V_{out}}{G} = V_M + \frac{V_{DD} - V_M}{G}$$

$$\Rightarrow \boxed{NM_L = V_M + \frac{V_{DD} - V_M}{G}}$$

$$V_{IH} = V_M - \frac{V_M}{G}$$

$$\Rightarrow \boxed{NM_H = V_{DD} - V_{IH} = V_{DD} - V_M + \frac{V_M}{G}}$$





Ex For a CMOS inverter $NM_L = NM_H = 1$ V is desired. Determine V_M by using a linear VTC model. $V_{DD} = 5$ V

$$1 = V_M + \frac{5 - V_M}{G} \quad 1 = 5 - V_M + \frac{V_M}{G}$$

$$2 = 5 + \frac{5}{G} \Rightarrow G = -\frac{5}{3} \quad V_M = 2.5 //$$

8

Ex A CMOS inverter has $V_{DD} = 5V$
 $NM_L = 1V$, and $NM_H = 1V$. Draw
 V_{out} vs time. Suppose that there
 is no rise in the environment (ideal)
 and delay



problem
 leg- 0 or 1

$NM_L \uparrow$
 $NM_H \uparrow$

More tolerant to
 unwanted voltages

(9)


Dynamic behaviour of inverters

Dynamic

- + considering delays
- + in time domain
- + Transient analysis
- + $V_{in} = 1.2V \Rightarrow V_{out} = 3V$

Static

- + ~~Not~~ considering delays (Instantaneous)
- + in voltage-current domain
- + DC analysis



How to model line delays in circuits?


Resistor

$$V = I \cdot R$$

—m—

Capacitor


$$I = C \frac{dV}{dt}$$



$$\Delta V \approx \frac{I \cdot \Delta t}{C}$$

Inductor

$$V = L \frac{dI}{dt}$$



$$\Delta I \approx \frac{V \cdot \Delta t}{L}$$

Is it possible that there is no delay in a transition?



(10)


Ex

$$V_C(t=0) = 0$$

$$I_S = 1 \mu A$$

$$C = 1 \text{ pF}$$

$$V_{DD} = 5 \text{ V}$$



- a) Determine the time to make $V_C = 5 \text{ V}$
 b) Determine the time to make $V_C = 2.5 \text{ V}$

$$I_C = C \frac{dV_C}{dt} \quad I_C = I_S$$

$$\Rightarrow \frac{dV_C}{dt} = \frac{I_S}{C} = 10^9 \text{ V/s}$$

$$V_C = a t + b \quad \Rightarrow a = 10^9$$


$$V_C(t=0) = b = 0 \Rightarrow b = 0$$

a) $V_C = 10^9 t$ and $V_C = 5 \text{ V}$

$$\Rightarrow t = 5 \cdot 10^{-9} \text{ s} = 5 \text{ ns} //$$

b) $V_C = 10^9 t$ and $V_C = 2.5 \text{ V}$

$$\Rightarrow t = 2.5 \text{ ns} //$$



There

(11)


~~R_x~~

$$V_C(t=0) = 0$$

$$R = 5 \text{ k}\Omega$$

$$C = 1 \text{ pF}$$

$$V_{DD} = 5 \text{ V}$$



a) Determine the time to reach $V_C = 5 \text{ V}$

b) Determine the time to reach $V_C = 2.5 \text{ V}$

$$I_C = C \frac{dV_C}{dt}$$

$$I_C = \frac{V_{DD} - V_C}{R} = \frac{5 - V_C}{5 \text{ k}}$$

$$\Rightarrow \frac{5 - V_C}{5 \text{ k}} = 1 \text{ p} \frac{dV_C}{dt} \quad \left(\frac{dV_C}{dt} = \text{constant} \right)$$

$$\Rightarrow V_C = a + b e^{ct}$$

$$\frac{5 - a - b e^{ct}}{5 \text{ k} \cdot 1 \text{ p}} = b c e^{ct}$$


$$\Rightarrow 5 - a = 0 \Rightarrow a = 5, \quad \frac{-b}{5 \cdot 10^{-9}} = b c \Rightarrow c = \underline{\underline{0.2 \cdot 10^9}}$$

$$V_C(t \rightarrow \infty) = 0 \Rightarrow a + b = 0 \Rightarrow b = \underline{\underline{-5}}$$

$$\boxed{V_C = 5 - 5 e^{-2 \cdot 10^8 t}}$$


$$V_C = 5 \Rightarrow t = \infty$$

$$V_C = 2.5 \Rightarrow t = \frac{-\ln(0.5)}{2 \cdot 10^8} = 3.47 \text{ ns}$$



(12)

mos Capacitors



4 terminals

$\binom{4}{2} = 6$ capacitors

C_{gs} and C_{gd} are dominant ones. We only consider C_{gs} and C_{gd}

In linear region $C_{gs} \cong C_{gd} = \frac{w \cdot L \cdot C_{ox} + w C_{ov}}{2}$

In saturation region $C_{gs} = \frac{2}{3} w \cdot L C_{ox} + w C_{ov}$



$$C_{gd} = w C_{ov}$$

In cut-off

$$C_{gs} \cong C_{gd} = C_{ov} w$$

$$C_{ov} = C_{ox} \cdot x_d$$


overlap cap.




C_{ox} : cap. per area from gate across the oxide

(13)

- A node capacitor is the sum of all capacitors connected to the node



Calculate the equivalent input (C_{in}) and output (C_{out}) node capacitors of the amplifier.



$$C_{in} = C_A + C_{gsP} + C_{gsN} + C_{gdP} + C_{gdN}$$

$$C_{out} = C_L + C_{gdP} + C_{gdN}$$