


EHB322E - Homework 3 Solution – 2018 Spring

Consider a CMOS D-flip-flop shown below.



1) **CALCULATION:** Use the following parameter values.

Equivalent resistor for an NMOS transistor: $R_N = 1\text{k}\Omega$

Equivalent resistor for a PMOS transistor: $R_P = 1.5\text{k}\Omega$

Suppose that each of the two output nodes has an internal capacitance of 10fF . Neglect the capacitors for the other nodes.

Problem: Find the **worst case propagation delay** values at the output (total of 2) when $\text{CLK}=1$ and the input is switching.

Note that we only have 10 fF capacitances at outputs, Q and \bar{Q} . Therefore, any change in D would be directly (no delay on nodes) transferred to inputs of NAND gates which has Q and \bar{Q} outputs.

When $\text{CLK} = 1$, input D can switch as $1 \rightarrow 0$ or $0 \rightarrow 1$ to change output states.

- For $D = 1$, $Q = 1$, $\bar{Q} = 0$
 - When $D = 1 \rightarrow 0$
 - Q doesn't change initially.
 - First \bar{Q} switches $0 \rightarrow 1$,

$$t_{pLH(\bar{Q})} = 0.69 \times R_P \times C_{out} = 0.69 \times 1.5 \times 10^3 \times 10 \times 10^{-15} = 10.35 \text{ ps}$$

- Then, Q switches $1 \rightarrow 0$,

$$t_{pHL(Q)} = t_{pLH(\bar{Q})} + 0.69 \times 2 \times R_N \times C_{out} = 10.35 \times 10^{-12} + 0.69 \times 2 \times 10^3 \times 10 \times 10^{-15} = 24.15 \text{ ps}$$

- For $D = 0$, $Q = 0$, $\bar{Q} = 1$
 - When $D = 0 \rightarrow 1$
 - \bar{Q} doesn't change initially.
 - First Q changes $0 \rightarrow 1$,

$$t_{pLH(Q)} = 0.69 \times R_P \times C_{out} = 0.69 \times 1.5 \times 10^3 \times 10 \times 10^{-15} = 10.35 \text{ ps}$$

- Then, \bar{Q} changes $1 \rightarrow 0$

$$t_{pHL(\bar{Q})} = t_{pLH(Q)} + 0.69 \times 2 \times R_N \times C_{out} = 10.35 \times 10^{-12} + 0.69 \times 2 \times 10^3 \times 10 \times 10^{-15} = 24.15 \text{ ps}$$