VLSI Circuit Design II– EHB 425E

HOMEWORK VII

Yiğit Bektaş GÜRSOY

040180063

Rana TİLKİ

040180741

Class Lecturer: Sıddıka Berna Örs Yalçın

Class Assistant:
Yasin Fırat Kula

1. Designing the Control Word

- we (Write Enable) - It is used to allow writing into the registers.
- MB - Selects the second input to the functional unit. (MuxB_sel)
- MD - Selects the data input to the Mux_D. (MuxD_sel)
- MR - Selects the data input to the Mux_Reg. (MuxR_sel)
- FS - Selects the operation of the functional unit.
- AA - Selects the 'A' input for the register file.
- BB - Selects the 'B' input for the register file.
- DA - Decides which address in the register file is selected for write operations.

DA	AA	BA	FS	MR	MB	MD	we
22-18	17-13	12-8	7-4	3	2	1	0

DA, AA, BA		FS		MR		MB		MD		we	
Function	Code	Function	Code	Function	Code	Function	Code	Function	Code	Function	Code

2. Instruction Decoder

1. **instruction**: This is the input instruction of a fixed size (default is 32 bits) that needs to be decoded.

Outputs:

1. **IMM_sel**: This is a 3-bit output signal that helps determine how to select the immediate value in an instruction.
2. **Branch_sel**: This is another 3-bit output signal, used to select the branch type based on the instruction.
3. **Mem_type_sel**: This is a 3-bit output signal used to select the memory type based on the decoded instruction.
4. **AA**, **BA**, **DA**: These output signals are used to select registers based on the instruction. The width of these signals is defined by the logarithm base 2 of the instruction size, rounding up.
5. **we**: This is a write-enable signal.
6. **MR**, **MD**, **MB**: These are control signals produced by the decoder.
7. **FS**: This is a 4-bit output signal used for function selection, presumably based on the instruction type.

As can be seen in the testbench, the machine code of various operators is given. By looking at these codes, it can be decided whether the code is working correctly or not, according to whether certain signals are lit. In the first part, there is the addition operation, the we signal must be 1. And the fsel signal should be 0000 because when 0000 it is set to add and when 0001 it is set to subtraction, the other signal is subtraction, it shows correct. Then, machine code of XOR , SLL , ADDI , SB , BEQ and JAL operations are given respectively. MUXB is used in ADDI and SB transactions. The MUXB signal appears to be 1.




```
instruction = 32'b0000000_00011_00100_000_00111_0110011;#10; //ADD
instruction = 32'b0100000_00111_00100_000_00011_0110011; #10; //SUB
instruction = 32'b0000000_00001_00010_100_00011_0110011; #10; // XOR
instruction = 32'b0000000_00000_00000_001_00000_0110011; #10; //SLL
instruction = 32'b0000000_00000_00000_000_00000_0010011; #10; //ADDI
instruction = 32'b0000000_00000_00000_000_00000_0100011; #10; //SB
instruction = 32'b0000000_00000_00000_000_00000_1100011; #10; // BEQ
instruction = 32'b0000000_00000_00000_000_00000_1101111; #10; // JAL
```

3. Program Counter