



EHO 222E Digital Electronic Circuits SPRING 2015

Digital Circuits

Combinational
(Uses only the present)

Sequential
(Remembers the past)
(Stores the present)

- Latches or flip-flops are the basic building block of sequential circuits.
- Flip-flops have 2 stable states.



metastable states tend to shift to stable states.

- small changes in X or Y

make $X=0$ $Y=V_{DD}$ or $X=V_{DD}$ $Y=0$

2

Flip-Flop

Static



Dynamic (CLK)




Static flip-flop

S-R flip-flop

set reset


① NOR-based



INPUTS	OUTPUTS		
	S	R	
	0	0	H (HOLD)
	0	1	R (RESET)
	1	0	S (SET)
	1	1	NA (NOT ALLOWED)

⑦ NAND-based

③



\bar{S}	\bar{R}	Q	\bar{Q}	
0	0	1	1	NA
0	1	1	0	S
1	0	0	1	R
1	1	Q_{pre}	\bar{Q}_{pre}	#

NOR

$$Q = S \bar{R} + \bar{S} \bar{R} Q_{pre}$$

$$Q = S \bar{R} + \bar{R} Q_{pre}$$


NAND

$$Q = S R + S \bar{R} + \bar{S} \bar{R} Q_{pre}$$

$$Q = S + \bar{R} Q_{pre}$$




=



NAND-based
8 tran.



=




NOR-based
8 tran

Consider an S-R flip-flop consisting of two identical CMOS NOR gates, shown below. Suppose that load capacitors of 1pF are connected to the outputs Q and \bar{Q} . Neglect all internal MOS capacitors.


Equivalent resistor for an NMOS transistor: $R_N = (12\text{k}\Omega) / (W/L)_N$

Equivalent resistor for a PMOS transistor: $R_P = (24\text{k}\Omega) / (W/L)_P$

Transistor dimensions for all transistors: $W_P = W_N = L_P = L_N = 1\mu$





An S-R Flip-Flop



Input Signals

- Sketch the **waveforms** at the outputs Q and \bar{Q} if the input signals shown above are applied to the flip-flop.
- Calculate the **total propagation delays** at the outputs Q and \bar{Q} if the input signals shown above are applied to the flip-flop.



$$\text{Delay to } Q = 0.69(R_P)C_L$$

$$= 0.69 \cdot 24\text{k} \cdot 1\text{p} = 33.1\text{ns}$$

$$\text{Delay to } \bar{Q} = 0.69(R_N)C_L$$


$$= 0.69 \cdot 12\text{k} \cdot 1\text{p} = 8.3\text{ns}$$

where 1 nms is negligible

5

Dynamic flip-flops

S-R dynamic flip-flop



CLK = 0

HOLD


CLK = 1

Same as static

needs 10 transistors


Simpler Implementation (CMOS)

Replace R with R, CLK in NOR-based static H
S with S, CLK



D Flip-Flop

⑥



CLK	D	Q	\bar{Q}	
0	0, 1	Q_{pre}	\bar{Q}_{pre}	HOLD
1	0	0	1	RESET
1	1	1	0	SET

10 transistors