


SERDEN SAIT ERANIL 040170025

EHB 335E HW 6




2)
$$A_0 = 10^4 \ (\frac{1}{1})$$
 $f_1 = 10^5 \text{ Hz}$
 $f_2 = 3.16 \times 10^5 \text{ Hz}$
 $f_3 = 10^5 \text{ Hz}$

$$A(s) = \frac{10^4 \ (\frac{1}{22})}{(1+\frac{5}{2}\frac{1}{42})} \left(1+\frac{5}{2}\frac{1}{42}\right) \left(1+\frac{5}{2}\frac{1}{42}\right)$$
 $A(s) = \frac{10^4 \ (\frac{1}{10^5})}{(1+\frac{5}{2}\frac{1}{40^5})} \left(1+\frac{5}{2}\frac{1}{40^5}\right) \left(1+\frac{5}{2}\frac{1}{40^5}\right)$

We wont a phase margin of 18° , $PM = \frac{1}{160} + 180^\circ = 180^\circ$
 $\Rightarrow 185^\circ - 180^\circ = -185^\circ$
 $\Rightarrow 185^\circ - 180^\circ = -185^\circ = -185^\circ$
 $\Rightarrow 185^\circ - 180^\circ = -185^\circ =$

2)



- I We can calculate open-loop input resistance simply by looking into the bose

Rin, OL =
$$(T_1 + (\beta + 1))[(R_F + R_E) | 1 R_E]$$


-> Also, we can calculate the Rout by adding a fest source in socres to the

- Now, we can calculate the feedback feedback feedback in order to find closed-loop

- CLOSED-LOOR PARAMETERS


4^{TH} QUESTION IS REALIZED USING THE LTSPICE SIMULATION PROGRAM

First of all, let us draw the circuit in the Itspice given in the question.



Then, include the models by creating a 180nm.txt file in the same directory with the circuit.asc file. Copy the given model codes into this txt file and include these models by using the include t

a-) we are asked to find the phase margin. In order to find phase margin, let us do ac analysis.




As it can be seen from the simulation results, phase margin which makes the gain 0 dB is approximately -7.72 $^{\circ}$


PHASE MARGIN = -7.72 °

b-) Now we apply the same procedure after we place a capacitor between node X and node Y. We select a capacitor value such that our phase margin becomes 55°.

First, let us draw the new circuit



By trying some values for the capacitor value, we find that for C2 = 85 fF, a phase margin of 55° is obtained. It can be seen from the simulation results




FOR C2 = 85 fF


PHASE MARGIN = 55 °; UNITY GAIN BANDWIDTH = 2.48 GHz

c-) Now we remove the capacitor between the nodes X and Y and place another capacitor between node X and ground. Now are in the search of a capacitor value that creates 55° of phase margin.

In order to determine capacitor value again let us draw the circuit diagram.



By trying some values for the capacitor value, we find that for C2 = 85 fF, a phase margin of 55° is obtained. It can be seen from the simulation results



FOR C2 = 0.85 pF

PHASE MARGIN = 55°

UNITY GAIN BANDWIDTH = 2 GHz