MICROPROCESSOR SYSTEMS

# Lecture 4

CPU Structure, Instruction Format


1

# **Topics**

- Central Processing Unit Structure
- Instruction Format

# **Central Processing Unit**

- CPU is the fundamental execution/processing unit of the computer.
- CPU consists of ALU, Control Unit, and Registers.



3


### **CPU Elements**

- Control Unit
- Arithmetic and Logic Unit (ALU)
- Instruction Decoder
- ALU Related Data Registers:
  - Accumulator (A, B)
  - General Purpose Registers (C, D, ...)
  - Condition Code Register (CCR)

#### Memory Related Registers:

- Memory Address Register (MAR)
- Memory Data Register (MDR)
- Program Counter (PC)
- Instruction Register (IR)
- Stack Register (Pointer) (SP)
- Index Register (IX)

Registers shown in red color can be used by programmer in an Assembly program.



# **CPU Components**

- Memory Address Register (MAR) stores the memory address from which data will be fetched to the CPU, or the address to which data will be sent and stored.
- Memory Data Register (MDR) contains the data to be stored in the memory, or the data after a fetch from the memory.
- Accumulator (ACC) may contain data to be used in a arithmetic or logical operation, or it may contain the result of an operation.
- General purpose registers are used to support the accumulator by holding data to be loaded to/from the accumulator.
- Arithmetic and Logic Unit (ALU) performs all arithmetic and logic operations in a microprocessor.


# **Arithmetic Logic Unit**

Operation code : Control signal that selects the operation

Input1 , Input2 : Input operands

Result output : The result of the operation


Status flags : The status flags that are affected by the operation



7


# Condition Code Register (Status Flags)

- Condition Code Register (8-bits) provides a status report on the ALU's operations
  - Carry/Borrow
  - Half carry
  - Overflow
- CCR also provides a status report after loading the Accumulator
  - Zero
  - Negative



### Condition Code Register

- Arithmetic operations affect the status flags (status bits) in the CCR.
- Example:



#### **Affected Status Flags:**

V=1 (overflow)
Z=0 (zero)
N=1 (negative)
H=1 (half carry)
C=0 (carry)

9

### Registers

- A register is a storage location in the CPU.
- Used to hold data or a memory address during the execution of an instruction.
- Because the set of registers is small and close to the ALU, accessing data in registers is much faster than accessing data in memory outside the CPU.
- The number of registers varies from computer to computer.


# **Special Registers**

- Program Counter (PC): Holds the memory location (address) of the next instruction.
- Instruction Register (IR): Holds the current instruction being executed.
- **Instruction Decoder:** It decodes the instructions and generates the control signals.
- **Index Register (IX):** Used to keep the address (subscript) of a specified element within an array.

11

### Stack

- Stack Pointer (SP) always points to the next available (empty) location in the stack.
- The stack direction is from high to low addresses.
- \$ symbol is used as prefix for hexadecimal numbers.



## System Clock

- System clock generates pulses to synchronize all system events.
- Each fetch-execute instruction cycle is divided into states, which are one clock pulse long.
- Most instructions require multiple steps, and so require several clock pulses to complete.
- Some steps (e.g. a memory access) take longer, and may require additional clock pulses to complete.

13

# System Clock

- The clock speed of a CPU determines how often (frequency) a new instruction is executed.
- It is measured in
  - Mega Hertz (MHz), or
  - Giga Hertz (GHz)

#### Example:

1.7 GHz means that the computer executes 1.7x10<sup>9</sup> clock periods per second.

# Units of CPU Speed

- Hertz (clock rate) is the unit of frequency measurement.
- It represents number of **clock cycles** per second.

Frequency Unit	Unit name	Hertz Value
1 KHz	Kilo	10 <sup>3</sup>
1 MHz	Mega	10 <sup>6</sup>
1 GHz	Giga	10 <sup>9</sup>

Time Unit	Unit name	Seconds Value
1 ms	Mili	10-3
1 µs	Micro	10-6
1 ns	Nano	10-9

15

# Example: CPU Clock Period

Assume the CPU clock frequency is 100 MHz.


**QUESTION:** Find the clock period in terms of nano seconds.

$$Period(seconds) = \frac{1}{Frequency}$$

$$= \frac{1}{100*10^6} = 10^{-8} seconds$$

$$= 10^{-8} seconds * 10^9 nanoseconds/second$$

= 10 nanoseconds



### Instruction execution

- Some microprocessors can <u>overlap</u> the fetching, decoding and execution cycles of a number of instructions at same time.
- This is called **pipelined** (pseudo-parallel) processing.

17


## **Sequential Processing**

- Sequential processing works as <u>one instruction at a time</u>.
- Horizontal axis represents the time.
- Vertical axis represents the instructions.
- Example: 2 Instructions are processed in 8 instruction cycles (total).





# **Pipelined Processing**


- Pipelining improves how many tasks can be completed per unit of time.
- Example: 6 Instructions are processed in 9 instruction cycles (total).
- Each job still takes 4 cycles to complete.




19










# **Topics**

- Central Processing Unit Structure
- Instruction Format



#### **Instruction Format**

- An instruction is often divided into two parts
  - An opcode (Operation Code) that specifies the operation for that instruction
  - An address that specifies the registers and/or locations in memory to use for that operation




Total instruction length : Min 1 byte , Max 5 bytes

#### Single Word, 1-Address Instruction Format

#### 8-bit words

Op-code is 5 bits --->  $2^5 = 32$  possible op-codes.

Address is 3 bits  $---> 2^3 = 8$  possible addresses. (Enough for register operations.)



27


### Single Word, 1-Address Instruction Format

#### 16-bit words

Op-code is 11 bits ---> 2048 possible op-codes,

Address is 5 bits ---> 32 possible adresses.

More operation code and addressing possibilities.



#### Single Word, 2-Address Instruction Format

#### 8-bit word

Op-code is 2 bits ---> 4 op-codes Address1 is 3 bits ---> 8 Address1 Address2 is 3 bits ---> 8 Address2



29

### Single Word, 2-Address Instruction Format

#### 16-bit words

Op-code is 4 bits ---> 16 op-codes Address1 is 6 bits ---> 64 Address1 Address2 is 6 bits ---> 64 Address2



### Multiple Words, 1-Address Instruction Format

 1-Address instruction in multiple words (24-bit words)

Op-code is 8 bits ---> 256 op-codes Address is 16 bits ---> 64K Addresses

1. Octal

2. Octal

3. Octal

Operation Code (Op-code)

Upper half of the address (High byte)

Lower half of the address (Low byte)

31

#### **Examples of N-Byte Instructions**

- The followings are some examples of Assembly instructions (EDU-CPU) that have different byte lengths.
- Total byte length of an instruction is the sum of opcode part and operands part.

Memory Example Adress		Machine Codes (Hexadecimal)			Assembly	Evalanation			
	(Hex) Op		ode tes	(	Operan Bytes		Instruction		Explanation
1-Byte Instruction	0000	C3			 		INT		Interrupt (stop)
2-Byte Instruction	0001	4B	40		 	! ! ! !	CLR	Α	Clear A accumulator
3-Byte Instruction	0003	00	00	58	 		LDA	A, \$58	Load A with immediate data
4-Byte Instruction	0006	00	20	30	00		LDA	A, <\$3000>	Load A from address
5-Byte Instruction	000A	01	08	95	20	00	STA	\$95, <\$2000>	Store immediate data to address

### **Instruction Sets**

- Depending on the architecture, the instruction set is organized as :
- CISC (Complex Instruction Set Computer):
  - Contains large number of instructions
  - More complex on hardware
  - Mostly used in Von-Neumann architecture processors
  - Examples:
    - Motorola (MC68K)
    - Intel 80xx

#### RISC (Reduced Instruction Set Computer):

- Contains fewer but effective instructions
- More complex on software
- Mostly used in **Harvard** architecture processors
- Examples:
  - ARM Cortex
  - Educational CPU (Its architecture is Von-Neumann.)

33

#### **Instruction Set Differences**

- Consider Z = X + Y instruction in a high level language.
- CISC architecture

```
It might be translated into one Assembly instruction (pseudocode). add mem(X), mem(Y), mem(Z); Add memory X and Y, result is in memory Z
```

RISC architecture

```
Four Assembly instructions (pseudocodes).
```

```
load R1, X ;Load Register1 from memory X load R2, Y ;Load Register2 from memory Y add R3, R1, R2 ;Add Register1 and Register2,
```

;result is in Register3

store Z, R3 ;Store Register3 to memory Z

# **Instruction Categories**

- Transfer instructions: Data transfers among registers, or registers and main memory
  - Load, Store, Exchange
- Arithmetic, logic, and shift instructions:
  - Add, Complement, Increment, Rotate, Shift, AND, OR, Clear, Set, etc.
- Program control instructions, and instructions to check status conditions:
  - Compare, Branch, Jump
- Input/Output Instructions (for peripheral devices):
  - Input data, Output data

35

# Assembly Language and Machine Language Example

Assembly language instruction template syntax (MİKBİL)

```
{Label} Operation, Operand ; {Explanation}
```

#### Assembly language codes

```
START LDA A, <$0080> ; Load A accumulator register ; with number from memory address $0080

ADD A, <$0081> ; Add to A the number from address $0081

STA A, <$0082> ; Store A to address $0082 ; Interrupt (Stop)
```

Machine language codes (hexadecimal)

Address	Content
0000	00 20 00 80
0004	03 20 00 81
8000	01 20 00 82
000C	C3