## CMOS process parameters for all questions

 $V_{DD}\!\!=\!1.8V,\,C_{ox}\!=\!10\;fF/\mu m^2,\,\mu_n\!=\!2.5x10^{10}\;\mu m^2V^{\text{-}1}s^{\text{-}1},\,\mu_p\!\!=\!10^{10}\;\mu m^2V^{\text{-}1}s^{\text{-}1},\,V_{THN}\!=\!0.4V,\,V_{THP}\!=\!-0.4V,\,\lambda_n\!\!=\!0.1V^{\text{-}1},\,\lambda_p\!\!=\!\!0.2V^{\text{-}1}$ 

- Consider the folded cascode amplifier shown in figure 1. Please Express your answers in terms of small signal prameters of transistors.
- a) Determine the output resistance (R<sub>out1</sub>) of the folded cascode structure composed of M1, M2 and M3.
- Determine the equivalent transconductance (G<sub>m1</sub>) of the folded cascode structure composed of M1, M2 and M3.
- Determine the output resistance (R<sub>out</sub>) of the complete folded cascode structure composed of M1, M2, M3 and M4
- d) Determine the equivalent transconductance (G<sub>m</sub>) of the complete folded cascode structure.
- e) Determine the voltage gain of the complete amplifier including R<sub>L</sub>.



Amplifier is perfectly symmetrical (ie. M1 and M1a are identical, M2 and M2a are identical, etc..)

A common mode feedback circuit keeps current through M3, M4, M5 and M6 constant under all

operating conditions and DC level of the outputs is fixed at V<sub>DD</sub>/2.


Overdrive voltage (|V<sub>GS</sub>|-|V<sub>TH</sub>|) is 100 mV for all transistors. Drain to source voltage is ±175 mV for M2, M3, M6, M7, M10 and M11. L=540nm for all transistors.

Ignore channel length modulation in all DC calculations. Use it only for small signal parameters.

$$(W/L)_9=(W/L)_{10}=200$$
  
 $(W/L)_1=(W/L)_5=(W/L)_6=(W/L)_7=100$   
 $(W/L)_2=(W/L)_{11}=(W/L)_{12}=500$ 

 $(W/L)_3=(W/L)_4=250$ 

- a) Calculate V<sub>b1</sub>, V<sub>b2</sub>, V<sub>b3</sub>, V<sub>b4</sub>, V<sub>b5</sub> and V<sub>b6</sub>
- c) Calculate the maximum voltage swing at the output node.






Figure 2. Folded Cascode Differential Amplifier

- d) Calculate maximum and minimum value of common mode input voltage.
- e) Calculate I<sub>D</sub> for each transistor.
- Calculate g<sub>m</sub> and r<sub>o</sub> for each transistor.
- g) Use half circuit method to split the amplifier into 2. Replace the upper and lower circuits with equivalent Gm and Rout values you determined in question 1.
- h) Calculate differential voltage gain. (Vo1-Vo2)/(Vin1-Vin2) using half circuit method.
- Current mirrors shown in figure 3 are used to generate the bias voltages Vb4, Vb5 and Vb6.
   M1, M2, M3 and M3a are identical transistors. MR1, MR2, MR3 and MR4 are identical transistors.
   Iref is half of ID7.
- a) M1, M4 and M5 are actual diode connected transistors. In theory, same VGS voltages would be generated by M1 and M4 without M2, M3 and M3a. Explain why M2, M3 and M3a are placed in series with the actual diode connected transistors.
- b) Calculate sizes of all transistors in current mirrors. Show that all transistors are in saturation.
- c) Design the PMOS current mirrors to generate Vb1, Vb2 and Vb3. Currents flowing in all current mirror branches are a quarter of ID2. Calculate sizes of all transistors in current mirrors. Show that all transistors are in saturation.
- d) Draw the complete biasing circuit. Use triple cascode current mirrors biased with Vb4, Vb5 and Vb6 to bias PMOS current mirrors.




Figure 3. Low Voltage Cascode Current Mirror


$$\begin{split} T_1 &= \frac{T_{10}}{2} = 125 \, \text{MA} \\ T_2 &= T_2 - T_1 = 125 \, \text{MA} \\ f) \quad \text{all NMOS except 32 10 are same} \\ &= \frac{5126}{100} = \frac{1}{100} = \frac{1}{1$$

36) - cont => m3 is in SAT if V64-VTH < V66 => 850-400=4506500 (If ms is in SAT, m2 & mi are also in SAT since their gate voltages & Vth are same as amplifier transistors.) VD2 = V64 - V653 = 350 mV V65-UTH= 275mV < 350 mV Voi= V65 - V652 = 175mV V65 - VTH = 100 mU < 175 mV ~ VD39= V65 = 675 mV V64-VTH= 450 mV C6\$5 mD VD4= V64-V683a= 350 mV 65- VTU= 275 mV 6350mV

8350 - 1/4) = 1/6 - 1/248 = 450ml (450mu)2: 127) - (MZ) + (1000mu) = (4) 50 - (4)

3) c) 
$$m_{CD} = V_{CD} = V_{C$$

VPC8a = V62 = 1125 mV V63 + 1UTul = 1350 mV > 1125 mV C others are all in SAT.



•