2025-10-23 - Microcomputers

Volatile

- Any variable can be declared volatile.
 - ▶ volatile int c
 - ▶ volatile int *pc;
- Tells C compiler never to trust recently-accessed value for the variable; always re-read memory to get latest value.

Ex.

```
d = a + b * c + b / c;
```

- Most compilers only read 'b' from memory once on any subsequent appearances for the variable 'b'
- When 'c' is declared volatile, C compiler must read the value of 'c' from memory every time it apears in the program; it is not allowed to re-use a recently obtained value.

SimpleCpu ISA

3 types of instructions

Arithmetic:

```
ADD rA, rB
SUB rA, rB
MUL rA, rB
```

AND rA, rB

Data Movement:

```
MOV rA, rB // rA = rB MOV rA, IMM // rA = IMM IMM \in \{-1,1\}
```

Memory access and Output

```
LOAD rA, [rB] // rA = Mem[rB] 
STORE rA, [rB] // Mem[rB] = rA, destination of rB assigned to rA 0-127 \to {\rm memory} \geq 128 \to {\rm output\ reg\ (hex\ display)}
```

Hardware:

[1:0] Data \rightarrow ALU (SW[4:3] to control operations) \rightarrow LED[5:0], outputs

SW[4:3]:

- 00 → +
- $01 \rightarrow -$
- $10 \rightarrow *$
- 11 \rightarrow &

LED[5:0]:

•

Register file:

SW[9]: wA (decoder / enabler)

- 0: write to memory, do not write to any Register
- 1: write to register, designated by rA

SW[8:7]: rA SW[6:5]: rB

Mux: SW[1:0]: Display result01: for arithmetic operations

ex. MUL r0, r3

- SW[9]: 1
- SW[8:7]: 00
- SW[6:5]: 11
- SW[4:3]: 10 (ALUop)
- SW[1:0]: 01

Instruction Sequence

- Given a starting address and load signal
- Address sent to Instruction Memroy


Instruction memory stores "instruction words" ie. bits that control the CPU circuit (controls SW[9:0])

- Next instruction is stored at "PC+1"
- User counter to generate PC, PC+1, PC+2

If/else:

- Branches
 - ► Bxx LOCATION
 - ▶ Bxx = branch on condition xx, one of $\{C, B, VA, VS, N, Z\}$
- Jumps
 - ▶ JMP LOCATION //always go to location

2025-10-23 - RISC-V ISA



010=V+ (branch if V+), 110=1 (jump), 111=0 (do not jump, go to current+1) 38

- For input select = [1, 1, 1], move to next instruction. (Next state = [x,x,x,x])
- For state 1, if overflow = 1, next state -> 3. Else + 1 (next state -> 2)
- For state 2, we want it only to go to next state -> 4

Chapter 6 - RISC-V ISA

• To negate a, it is essentially 0-a, so most instructions only provide subtraction instructions, not negation.

Architecture: Programmer's view of computer (defined by instructions, operand locations).

Microarchitecture: How to implement an architecture in hardware.

Assembly Language: Human-readable (perhaps) format of computer instructions.

Machine Language: Computer-readable format (binary)

RISC-V Assembly:

Addition:

```
\# s0 = a, s1 = b, s2 = c
add a, b, c \# b and c are operated on, a is the result.
```

Subtraction:

```
sub a, b, c
```

Simplicity favors regularity

- Consistent instruction format.
- Same number of operands (two sources, one destination)
- Easier to encode and handle in hardware

```
Ex. a = b + c - d
```

In assembly:

```
add t, b, c # t = b + c
sub a, t, d # a = t - d
```

Operands

Operand location: Physical location on hardware ie Registers, memory, constants.

Registers are faster than memory.

"32-bit architecture": Uses 32-bit registers, operates on 32-bit data.

Name	Register Number	Usage
zero	x0	Constant value 0
ra	x1	Return address
sp	x2	Stack pointer
gp	х3	Global pointer
tp	x4	Thread pointer
t0-2	x5-7	Temporaries
s0/fp	x8	Saved register / Frame pointer
s1	x9	Saved register
a0-1	x10-11	Function arguments / return values
a2-7	x12-17	Function arguments
s2-11	x18-27	Saved registers
t3-6	x28-31	Temporaries

- x0 is always 0
- Jump instruction can only write to x1

Registers

- Can use name (ra, zero or x0, x1, etc.)
- Convention:
 - ▶ s0 s11: holds variables
 - ▶ t0 t6: hold temporary variables

Can use immediate instructions.

ex. addi

```
# s0 = a, s1 = b
addi s0, s1, 6
```

Memory

- Much slower than registers.
- Too much data to fit into 32 registers
- Commonly used variables kept in registers
- Cache: faster memory with smaller size in between memory and register speed

Word-addressable memory:

• Each 32-bit data word has a unique address

Word Address		Data Wo							ord Number			
-			-						-			
-	- !						-					
-	-							-				
00000004	С	D	1	9	А	6	5	В	Word 4			
0000003	4	0	F	3	0	7	8	8	Word 3			
00000002	0	1	Ε	Ε	2	8	4	2	Word 2			
0000001	F	2	F	1	A	С	0	7	Word 1			
0000000	А	В	С	D	Ε	F	7	8	Word 0			

• To read from memory, call "load word" = lw

lw t1, 5(s0)
lw destination, offset(base)

- Add base address (s0) to the offset (5)
- address = (s0 + 5)
- t1 holds the data value at address (s0 + 5)
- any register may be used as base address

ex. Read word of data at memory address 1 into s3.

lw s3, 1(zero) # read memory word 1 into s3

• To write to memory, call "store" = sw

ex. Write value in t4 to memory address 3

sw t4, 0x3(zero) # write value in t4 to memory word 3

- Add base address (zero) to offset (0x3)
- Address: (0 + 0x3) = 3
- Result: Writes the

Byte-addressable Memory

• Each data byte has unique address

- Load/store words or single bytes: load byte 1b and store byte sb
- 32-bit word = 4 bytes, so word address increments by 4

Byte Address			Word Address	Data							Word Number		
		-		-	-								-
		-		-	_								-
		-		-	-								-
13	12	11	10	00000010	С	D	1	9	Α	6	5	В	Word 4
F	E	D	С	0000000 <mark>C</mark>	4	0	F	3	0	7	8	8	Word 3
В	A	9	8	0000008	0	1	Ε	Ε	2	8	4	2	Word 2
7	6	5	4	0000004	F	2	F	1	A	С	0	7	Word 1
3	2	1	0	0000000	А	В	С	D	Ε	F	7	8	Word 0
MSB	wsb Lsb width = 4 bytes												

- Example: store the value held in t7 into memory address 0x10 (16)
 - if t7 holds the value 0xAABBCCDD, then after the sw completes, word 4 (at address 0x10) in memory will contain that value


RISC-V assembly code

sw t7, 0x10(zero) # write t7 into address 16

Byte Address				Word Address	Data V						Word Number			
		-		_	-							-		
		-		-	-								-	
		-		<u>-</u>	-							-		
13	12	11	10	0000010	A	A	В	В	C	С	D	D	Word 4	
F	E	D	С	000000c	4	0	F	3	0	7	8	8	Word 3	
В	A	9	8	8000000	0	1	Ε	Ε	2	8	4	2	Word 2	
7	6	5	4	0000004	F	2	F	1	А	С	0	7	Word 1	
3	2	1	0	0000000	А	В	С	D	Ε	F	7	8	Word 0	
MSE	3		LSB	width = 4 bytes										

Alignment: word address is not multiple of 4

• That is Little-Endian, what about Big-Endian?



Constants

12-bit signed constants (immediates) using addi:

Assembly:

```
# so = a, s1 = b
addi s0, zero, -372
addi s1, s0, 6
C:
// int is a 32-bit signed word
int a = -372;
int b = a + 6;
```

However, for assembly this does not work for values over 12 bits.

For these cases, use lui and addi.

• lui puts an immediate in the upper 20 bits of destination and 0s in lower 12 bits

Assembly:

```
# s0 = a
lui s0, 0xFEDC8
addi s0, s0, 0x765
C:
int a = 0xFEDC8765;
```

If bit 11 of 32-bit constant is 1, increment upper 20 bits by 1 in lui

C Code

```
int a = 0xFEDC8EAB; Note: -341 = 0xEAB
```

RISC-V assembly code

Logic/Shift instructions

- and: useful for bit masking. ex.
 - OxF234012F AND 0X000000FF = 0x0000002F
 - masks the last 2 bytes
- or: useful for combining bit fields
 - ► Combine 0xF2340000 with 0x000012BC:
 - ► 0xF2340000 OR 0X000012BC = 0XF23412BC
- xor: uesful for invergin bits:
 - \rightarrow A XOR -1 = NOT A (-1 = 0xFFFFFFF)
- sll: shift left logical
 - ► slli: immediate (slli t0, t1, 23 \Longrightarrow t0 = t1 << 23)
- srl: shift right logical (Inserts zeroes)
 - ► srli: immediate
- sra: shift right arithmetic (Preserves sign bit)
 - srai: immediate

for non-immediate shifts, ie sll t0, t1, t2 only takes the least 5 significant bits of t2.

Multiplication and Division

32 x 32 multiplication \rightarrow 64 bit result

```
mul s3, s1, s2 # s3 = lower 32 bits of result
mulh s4, s1, s2 # s4 = higher 32 bits of result
```

32-bit division \rightarrow 32 bit quotient and remainder

- div s3, s1, s2
- rem s4, s1, s2

Branching

Conditional branches:

- · beq: branch if equal
- bne: branch if not equal

- blt: branch if less than
- bge: branch if greater than or equal

Unconditional:

- j: jump
- jr: jump register
- jal: jump and link

add

• jalr: jump and link register

RISC-V assembly

```
addi s0, zero, 4
                         \# s0 = 4
 addi s1, zero, 1
                         \# s1 = 1
 slli s1, s1, 2
                         \# s1 = 1 << 2 = 4
 beg s0, s1, target
                         # branch is taken
 addi s1, s1, 1
                         # not executed
 sub s1, s1, s0
                         # not executed
                         # label
target:
                         \# s1 = 4 + 4 = 8
 add s1, s1, s0
```

Labels indicate instruction location (or data location). They can't be reserved words and must be followed by a colon (:)

RISC-V assembly

s1, s1, s0

```
j target  # jump to target
srai  s1, s1, 2  # not executed
addi  s1, s1, 1  # not executed
sub  s1, s1, s0  # not executed
target:
```

s1 = 1 + 4 = 5

Conditional Statements and Loops

If statement:

```
C:
if (i == j) {
   f = g + h;
f = f - i;
RISC-V assembly:
\# s0 = f, s1 = g, s2 = h, s3 = i, s4 = j
bne s3, s4, L1
add s0, s1, s2
L1:
    sub s0, s0, s3
If else
C:
if (i == j) {
    f = g + h;
} else {
    f = f - i;
Assembly:
# s0 = f, s1 = g, s2 = h, s3 = i, s4 = j
bne s3, s4, L1
add s0, s1, s2
j done
L1:
    sub s0, s0, s3
done:
While loop
C:
int pow = 1;
int x = 0;
while (pow != 128) {
    pow = pow * 2;
    x = x + 1;
}
Assembly:
\#s0 = pow, s1 = x
addi s0, zero, 1
add s1, zero, zero
addi t0, zero, 128
while:
    beq s0, t0, done
```

```
slli s0, s0, 1
    addi s1, s1, 1
    j while
done:
For loop for (initialization; condition; loop operation) { statement }
int sum = 0;
int i;
for (i = 0; i != 10; i++) {
    sum += i;
}
Assembly:
\# s0 = i, s1 = sum
    addi s1, zero, ⊖
    add s0, zero, zero
    addi t0, zero, 10
for:
    beq s0, t0, done
    add s1, s1, s0
    addi s0, s0, 1
    j for
done:
Less Than
```

```
C Code
```

```
// add the powers of 2 from 1
// to 100
int sum = 0;
int i;

for (i=1; i < 101; i = i*2) {
   sum = sum + i;
}</pre>
```

RISC-V assembly code

```
slt: set if less than instruction
slt t2, s0, t0 # if s0 < t0, t2 =
1
# otherwise t2 = 0</pre>
```