

Cache FSM

Tuesday, November 24, 2020 4:06 PM

inputs: mem-system) - Addr

- DataIn

- Rd

- Wr

- create dump

- clk

- rst

out of CO

- tag-out

- data-out

- hrt

- dirty

- valid

- err

ut of mem)

- data-out

- stall

- busy

- err

outputs: into CO)

- enable

- clk

- rst

- create dump

- tag-in

- index

- offset

- data-in

- comp

- work

- valid-in

out of mem-sys)

- Data Out

- done

- stall


- Cache hit

- err

* offset in 21bXk

Carly Zlatsek

zlatsek@cs.cmu.edu



Alloc stalls
have self edge
w/ stall like
WB

