# Architetture dei Sistemi di Elaborazione [GRB-ZZZ]

Delivery date: November 8<sup>th</sup> 2022

Laboratory

Expected delivery of lab 04.zip must include:

4

- this document compiled possibly in pdf format.

## 1) Introducing gem5

gem5 is freely available at: http://gem5.org/

the laboratory version uses the ALPHA CPU model previously compiled and placed at:

```
/opt/gem5/
```

# the ALPHA compilation chain is available at:

```
/opt/alphaev67-unknown-linux-gnu/bin/
```

a. Write a hello world C program (hello.c). Then compile the program, using the ALPHA compiler, by running this command:

```
\label{linux-gnu} $$\sim \proonup gem5Dir$ /opt/alphaev67-unknown-linux-gnu-gcc -static -o hello hello.c
```

# b. Simulate the program

```
~/my_gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py -c hello
```

In this simulation, gem5 uses *AtomicSimpleCPU* by default.

#### c. Check the results

your simulation output should be similar than the one provided in the following:

```
~/my gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py -c hello
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
gem5 compiled Sep 20 2017 12:34:54
gem5 started Jan 19 2018 10:57:58
gem5 executing on this pc, pid 5477
command line: /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py -c hello
Global frequency set at 100000000000 ticks per second
warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned
(512 Mbytes)
0: system.remote gdb.listener: listening for remote gdb #0 on port 7000
warn: ClockedObject: More than one power state change request encountered within the
same simulation tick
**** REAL SIMULATION ****
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
hola mundo!
Exiting @ tick 2623000 because target called exit()
```

# •Check the output folder

in your working directory, gem5 creates an output folder (m5out), and saves there 3 files: config.ini, config.json, and stats.txt. In the following, some extracts of the produced files are reported.

#### •Statistics (stats.txt)

```
------ Begin Simulation Statistics ------
sim_seconds 0.000003 # Number of seconds simulated
sim_ticks 2623000 # Number of ticks simulated
final_tick 2623000 # Number of ticks from beginning of simulation
```

## •Configuration file (config.ini)

```
[system.cpu]
type=AtomicSimpleCPU
children=dtb interrupts isa itb tracer workload
branchPred=Null
checker=Null
clk domain=system.cpu clk domain
cpu id=0
default_p_state=UNDEFINED
do checkpoint insts=true
do quiesce=true
do statistics_insts=true
dtb=system.cpu.dtb
eventq index=0
fastmem=false
function trace=false
```

# 2) Simulate the same program using different CPU models.

# Help command:

```
~/my gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py -h
```

#### List the CPU available models:

```
~/my_gem5Dir$ /opt/gem5/build/ALPHA/gem5.opt /opt/gem5/configs/example/se.py --list-cpu-types
```

#### a. TimingSimpleCPU simple CPU that includes an initial memory model interaction

```
$\sim \mbox{my\_gem5Dir$} /\mbox{opt/gem5/build/ALPHA/gem5.opt} /\mbox{opt/gem5/configs/example/se.py} --\mbox{cpu-type=TimingSimpleCPU} -c hello
```

#### b. *MinorCPU* the CPU is based on an in order pipeline including caches

#### c. *DerivO3CPU* is a superscalar processor

```
\label{lem5} $$ \sim \mbox{my\_gem5Dir$} / \mbox{opt/gem5/build/ALPHA/gem5.opt} / \mbox{opt/gem5/configs/example/se.py} -- \mbox{cpu-type=DerivO3CPU} -- \mbox{caches} -c \mbox{hello}
```

#### Create a table gathering for every simulated CPU the following information:

- Ticks
- Number of instructions simulated
- Number of CPU Clock Cycles
  - Number of CPU clock cycles = Number of ticks / CPU Clock period in ticks (usually 500)
- Clock Cycles per Instruction (CPI)

- CPI = CPU Clock Cycles / instructions simulated
- Number of instructions committed
- Host time in seconds
- Number of instructions Fetch Unit has encountered (this should be gathered for the out-of-order processor only).

TABLE1: Hello program behavior on different CPU models

1 0				
СРИ				
Parameters	AtomicSimpleCPU	TimingSimpleCPU	MinorCPU	DeriveO3CPU
Ticks	2750000	396822000	34320500	20006500
CPU clock domain	500	500	500	500
Clock Cycles	5500	793644	68641	40013
Instructions simulated	5467	5467	5480	5268
CPI	1.006	140.5425	12.5257	7.5954
Committed instructions	5467	5467	5480	5466
Host seconds	0.01	0.03	0.05	0.06
Instructions encountered				
by Fetch Unit	/	/	/	2096

- 3) Download the test programs related to the automotive sector available in MiBench: basicmath, bitcount, qsort, and susan. These programs are freely available at <a href="https://github.com/embecosm/mibench">https://github.com/embecosm/mibench</a>
  - a) compile the program basicmath using the provided *Makefile* using the ALPHA compiler *hint*:

b) Simulate the program basicmath using the *large* set of inputs (i.e., compile basicmath\_large.c) and the default processor (*AtomicSimpleCPU*), saving the output results. In the case the simulation time is higher than a couple of minutes (it is host-dependent!), modify the program in order to reduce the simulation time; for example, in the case of basicmath, it is necessary to reduce the number of iterations the program executes in order to reduce the computational time.

<u>TODO</u> (in case of long simulation time): To reduce the simulation time of basicmath\_large.c, modify the number of iterations of the <u>for loops</u> as follows (<u>RED arrow</u>):

- c) Simulate the resulting program using the gem5 different CPU models and collect the following information:
  - a) Number of instructions simulated
  - b) Number of CPU Clock Cycles
  - c) Clock Cycles per Instruction (CPI)
  - d) Number of instructions committed
  - e) Host time in seconds
  - f) Prediction ratio for Conditional Branches (Number of Incorrect Predicted Conditional Branches) Number of Predicted Conditional Branches)
  - g) BTB hits
  - h) Number of instructions Fetch Unit has encountered.

Parameters f, g and h should be gathered exclusively for the out-of-order processor.

TABLE2: basicmath\_large program behavior on different CPU models (with modified code to reduce the computational time)

CPUs				
Parameters	AtomicSimpleCPU	TimingSimpleCPU	MinorCPU	DerivO3CPU
Ticks	47739965500	6542621148000	91283650000	38246563000
CPU clock domain	500	500	500	500
Clock Cycles	95479931	13085242296	182567300	76493126
Instructions simulated	95479869	95479869	95479895	93788941
СРІ	1	137.05	1.912	0.8156
Committed instructions	95479869	95479869	95479895	95479868
Host seconds	53.84	499.52	290.30	274.11
Prediction ratio	/	/	/	0.03
BTB hits	/	/	/	0
Instructions encountered				
by Fetch Unit	/	/	/	16266396