8MMINID4-CPU

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	DDR4
Page 6	CPU IO
Page 7	CPU PHY
Page 8	CPU MISC
Page 9	NAND
Page 10	WIFI/BT Module
Page 11	BOOT CFG
Page 12	PMIC
Page 13	SOM Interface

- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- 2. Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
 B Denotes Active-Low Signal
 or [] Denotes Vectored Signals
- 4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

NXP CONFIDENTIAL AND PROPRIETARY


(i.MX8M Mini Reference Board)

Revision History

Rev. Code	Date	Ву	Description
А	2018-07-27	Joshua	Initial version
В	2018-11-02	Joshua	1. Change WIF/BT module to LBEE5HY1MW (CYW43455 based) 2. Add R134, R135 for BOOT_MODE3 option to TESTMODE for compatible design with i.MX8M Nano; 3. Change J4_Pin56 from GND to TESTMODE(BOOT_MODE3) for compatible design with i.MX8M Nano; 4. Remove R62, R107, R128 to simplify the optional design; 5. Remove C7 for NVCC_3V3; 6. Update the symbol of i.MX8M Mini: > Correct naming for AB13 from PVCC_0 1/8 is PVCC_0 1/8: > Correct power domain for 637, C8 from NVCC_C (LKTs VID) 24M_XTAL_1P8; > Correct power domain for 327, C82 C22, R23 B23 723 to VDO USB. 393; > Correct power domain for A22, B25 C22, R23 B23 723 to VDO USB. 393; > Correct power domain for A22, B25 C22, R23 B23 723 to VDO USB. 393; > Correct power domain for D22, E19, D23, E22 to VDD_USB_1P8, and also adjust the pin locations.
B1	2019-06-21	Joshua	1. Change U4 to NAND Flash socket only, without NAND Flash device installed; 2. Populate R106, as external PU is necessary for Boundary Scan Mode, also update the note; 3. Update U8 Part Number BD71847MWV-E2 to BD71847AMWV-E2; 4. Update the Min/Typ/Max operating range for I.MX8M fini power supplies; 5. Add note for changing BD71847 BUCK1/2/5 output voltage according to the new operation range; 6. Add note for all 10s that internal pull up/down is not supported in 3.3V mode; 7. Add note for Boundary Scan mode: BOOT_MODE0, BOOT_MODE1, JTAG_MOD and TEST_MODE must be pulled to "1101" for I.MX8M Mini to enter Boundary Scan mode;

N		Microcontrolle 6501 William Cannon Austin, TX 78735-859	Drive West 8	·		
		roprietary to NXP and shall not be use or in part without the express written ICAP Classification: CP	permission of NXP	Semicond	uctors.	
Designer: Joshua Wu	Drawing			2	1 556	
Drawn by: Joshua Wu	Page Ti	Title and Rev Hist	tory			
Approved: <approver></approver>	Size C		4 PDF: SPF-35104			Rev B1
	Date:	Friday, June 21, 2019	Sheet '	1 of	14	


8MMINID4-EVK Block Diagram



8MMINID4-CPU Block Diagram


SCH-35104 PDF: SPF-35104


8MMINID4-EVK PWR TREE



N	XP	6501 Will Austin, T.	controller i iam Cannon Driv X 78735-8598	e West		•		
		proprietary to NXP and sha						
procurement or manu	acture in whole	or in part without the exp	ress written perr	nission of N	XP Sen	nicondi	uctors.	
		ICAP Classification	on: CP:		IUO:	х	PUBI:	
Designer:	Drawin	g Title:						
Joshua Wu		8MMIN	D4-CPU					
Drawn by:	Page T	itle:						
Joshua Wu		Power Tro	e					
Approved:	Size	Document Number						Rev
<approver></approver>	С		SCH-35104 PE	F: SPF-351	04			B1
	Date:	Friday, June 21, 2019		Sheet	3	of	14	

i.MX8M Mini PWR






VDD_3V3 →




NVCC_3V3




i.MX8M Mini IO Interface

Caution:


IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead. All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.



















N	Microcontroller Product Group
	Austin, TX 78735-8598
	ins information proprietary to NXP and shall not be used for engineering design, fracture in whole or in part without the express written permission of NXP Semiconductors.
Designer: Joshua Wu	Drawing Title: 8MMINID4-CPU
Drawn by: Joshua Wu	Page Title: CPU IO
Approved: <approver></approver>	Size Document Number C SCH-35104 PDF: SPF-35104 Rev B1


LED NVCC_3V3


i.MX8M Mini PHYs













i.MX8M Mini MISC JTAG Debug JTAG nTRST JTAG TDI TP2 JTAG TMS TP3 **NVCC SNVS 1V8** TP4 TP5 R18 10K TP7 TP9 TP8 TP6 TP10 R102 R20 R21 100K > 100K > 100K i.MX8M Mini - MISC A25 GND BOOT_MODE0 BOOT_MODE1 BOOT MODEO # System On/Off Button ONOFF G27 XBOOT_MODE1 11.13 B24 POR B (TEST_MODE RTC RESET B RTC RESET B F26 JTAG_TCK 13 GND PMIC_ON_REQ PU A24 PMIC ON REQ JTAG TMS JTAG TMS JTAG TDI JTAG_TDI JTAG TDI 13 PMIC STBY_REQ PD E24 E26 JTAG TDO PMIC_STBY_REQ << PMIC_STBY_REQ JTAG_TDO JTAG TDO C27 JTAG nTRS JTAG_nTRST JTAG TRST B **TP39** D27 PD JTĀG_MŌD XTALI 32K A26 Factory use only TS_TEST_OUT CLK 32K OUT >> RTC XTALI GND TSENSOR TEST OUT XTALO 32K R113 VDD SNVS 0V8 RTC XTALO TS RES EXT R103 100K 1% TSENSOR_RES_EXT Recommend to use external clock source, XTALO must be connected to NVCC_SNVS_1V8/2, or VDD_SNVS_0V8! H27 CLKIN1 XTALI 24M J27 24M XTALI CLKIN2 XTALO 24M 24M XTALO CLKOUT1 >>CLKOUT1 CLKOUT2 Refer to datasheet MIMX8MM6DVTLZAA Signal Naming: I.MX8M Nano Net Name I.MX8M Mini JTAG nTRST R26 TEST MODE TEST MODE BOOT MODE3 Y1 Note: BOOT_MODE2(JTAG_nTRST) must be pull UP on BB for i.MX8M Mini; BOOT_MODE3 must be pull down on BB for i.MX8M Mini; C123 C124 12pF 12pF 25V 25V **Microcontroller Product Group** 0201 CC 0201 CC 24MHZ 6501 William Cannon Drive West Austin, TX 78735-8598 This document contains information proprietary to NXP and shall not be used for engineering design. GND procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors. ICAP Classification: Caution: Drawing Title: Designer: Joshua Wu 8MMINID4-CPU BOOT_MODE0, BOOT_MODE1, JTAG_MOD and TEST_MODE must be pulled to "1101" for i.MX8M Mini to enter Boundary Scan mode. Drawn by: Page Title: Joshua Wu **CPU MISC** Approved: Size Document Number Rev <Approver> SCH-35104 PDF: SPF-35104 Friday, June 21, 2019





Boot Mode and CFG Switch

Caution:


IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.

i.MX8M Mini ROM Fuse

	Address	7	6	5	4	3	2	1	0
	0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]
	0x470[15:8] 0x470[15:8]		001 - SD/eSD 010 - MMC/eMMC		Port Select: 00 - uSDHC1 Power Cycle Enable 01 - uSDHC2 '0' - No power cycle 10 - uSDHC3 '1' - Enabled via			SD Loopback Clock Source Sel (for SDR50 and SDR104 only) '0' - through SD pad '1' - direct	
	0x470[15:8]	Infinit-Loop (Debug USE only) 0 - Disable		011 - NAND		Pages 00 - 1: 01 - 6: 10 - 3: 11 - 2:	4	Nand_Ro 00 - 3 01 - 2 10 - 4 11 - 5	v_address_bytes:
	0x470[15:8]	0 - Disable 1 - Enable		100 - QSPI		Flash Auto Probe	000-E 001-E 010-F 011-F	H_TYPE Device supports 3B read b Device supports 4B read b HyperFlash 1V8 HyperFlash 3V3 WXIC Octal DDR	y default y default
	0x470[15:8]			110 - SPI NOR			Port Select: 000 - eCSPI1 001 - eCSPI2 010 - eCSPI3		SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)
	0x470[15:8]		Others - Res	erved for future use					
		BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
SD/eSD	0x470[7:0]	Fast Boot: 0 - Regular	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR50 Others - Reserved			Reserved
MMC/eMMC	0x470[7:0]	1 - Fast Boot	Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 8-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.			01 - High 10 - Reser	00 - Normal USDHC IO VOLTAGE		
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEA 00 - 2 01 - 2 10 - 4 11 - 8	rch_count:		Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICIX cycles. '001' - 1 GPMICIX cycles. '010' - 2 GPMICIX cycles. '010' - 2 GPMICIX cycles. '010' - 3 GPMICIX cycles. '1010' - 4 GPMICIX cycles. '100' - 4 GPMICIX cycles. '101' - 5 GPMICIX cycles. '111' - 7 GPMICIX cycles. '111' - 7 GPMICIX cycles. '111' - 15 GPMICIX cycles. '111' - 15 GPMICIX cycles.			Reserved
FlexSPI	0x470[7:0]	HOLD 00 - 50 01 - 11 10 - 31 11 - 10	00us ns ns	FLASH Auto Prot	ре Туре	FlexSPI FLASH Dummy Cycle			
SPINOR	0x470[7:0]	CS select SPI only: 00 - CS#0 default 01 - CS#1 10 - CS#2 11 - CS#3	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

BT_CFG Pins:

SAI1_RXD0	BT0_CFG0
SAI1_RXD1	BT0_CFG1
SAI1_RXD2	BT0_CFG2
SAI1_RXD3	BT0_CFG3
SAI1_RXD4	BT0_CFG4
SAI1_RXD5	BT0_CFG5
SAI1_RXD6	BT0_CFG6
SAI1_RXD7	BT0_CFG7
SAI1_TXD0	BT0_CFG8
SAI1_TXD1	BT0_CFG9
SAI1_TXD2	BT0_CFG10
SAI1_TXD3	BT0_CFG11
SAI1_TXD4	BT0_CFG12
SAI1_TXD5	BT0_CFG13
SAI1_TXD6	BT0_CFG14
SAI1 TXD7	DT0 05015
SAII_IND	BT0_CFG15



Note:

- 1. Bootcfg/SAI1 singals have internal PD before and after POR_B reset is deasserted.
- Standalone SOM board can support NAND boot by populating some of the pull-up resistors.


 For original intalled NAND flash, populate R79, R95, R97, R143, R15.
 For other NAND flash parts, populate according to specific part configuration
- 3. When using Base Board for Multi boot selection, you must keep the resistors DNP on SOM board!


Boot Mode

ВО	OT_MODE1	BOOT_MODE0
во	ОТ ТҮРЕ:	
00	Boot From F	uses
01	Serial Down	loader
10	Internal Boo	ot (Development)
11	Reserved	


N)(P	6501 W	ocontroller Pro illiam Cannon Drive \ TX 78735-8598		ıp		
		roprietary to NXP and si or in part without the ex ICAP Classifical	press written permis			uctors.	
Designer: Joshua Wu	Drawing	Title:	IID4-CPU	100.		1001.	
Drawn by: Joshua Wu	Page Ti	BOOT_C	FG				
Approved: <approver></approver>	Size C	Document Number	SCH-35104 PDF:	SPF-35104			Rev B1

SYS PMIC





BUCKS default output voltage is 1.1V. Software will change it to 1.2V in SPL before DOR initialization.
BUCK1 default output voltage is 0.8V. Software will change it to 0.85V in SPL before DOR initialization.
BUCK3 default output voltage is 0.9V. Software will change it to 0.875V(BD71847 BUCK5 doesn't support 0.95V output) in SPL before DDR initialization.
BUCK2 default output voltage is 0.9V. Software will change it to 0.875V(BD71847 BUCK5 doesn't support 0.95V output) in SPL before DDR initialization.
BUCK2 default output voltage is 0.9V. Software will change it to 0.875V (BD71847 BUCK5 doesn't support 0.95V output) in SPL before DDR initialization.



1. PWRON is used as RESET Button as default, need to configure PWRON long push as 10ms/Cold Reset, and disable short push detect!

2. WDOG_B is used as Cold Reset, external pull up is needed. For normal usage, WDOG_B/GPIO1_IO02 has internal pull up, don't need the external PU resistor. But in Boundary Scan mode, this pin is floating, external PU is necessary.

i.MX8	i.MX8M Mini DDR4 EVK Power Sequence							
SEQ	PWR/Signal	REG	MIN	TYP	MAX	Curr(mA)		
1 2 3 4 5 6 6 7 7 7 8 9 10 11 11 12 13	NVCC_SNVS_1V8 VDD_SNVS_0V8 RTC_RESET_B CLK_32K_OUT VDD_SOC_0V8 VDD_DRAM&PU_0V9 VDD_PHY_0V9 VDD_ARM_0V9 VDDA_1V8 VDD_1V8/NVCC_1V8 VPP_2V5 NVCC_DRAM_1V2 NVCC_SD2 VDD_PHY_1V2 POR_B	LDO1 LDO2 RTC_RESET_B RTC_CLK BUCK1 BUCK5 LDO4 BUCK2 LDO3 BUCK7 RT9193-25GB BUCK8 BUCK6 MUXSW LDO6 POR_B	1.62 0.76 0.78/0.805 0.805/0.855 0.805/0.9/0.95 1.71 1.65 2.375 1.14 3 3.0/1.65 1.14	1.8 0.8 0.82/0.85 0.85/0.95 0.9 0.85/0.95/1.0 1.8 1.8 2.5 1.2 3.3 3.3/1.8 1.2 	1.98 0.9 0.9 0.9/1.0 1.0 0.95/1.0/1.05 1.89 1.95 2.75 1.26 3.6/1.95 1.26	10 10 3000 3000 250 3000 3000 1500 3000 3000 150 3000		

N	P	Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
		roprietary to NXP and shall not be used for engineering design, or in part without the express written permission of NXP Semiconductors (CAP Classification: CP: IUO: X PU	
Designer: Joshua Wu	Drawing		
Drawn by: Joshua Wu	Page Ti	tie: PMIC	
Approved: <approver></approver>	Size C	Document Number SCH-35104 PDF: SPF-35104	Rev B1
	Date:	Friday, June 21, 2019 Sheet 12 of 1	14

B2B Connector for CPU Board Caution: IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's. See Errata e50080 for detailed information. Receptacle Header VSYS_5V -VSYS_5V VSYS_5V UART3 RXD DSI DN0 UART3 TXD DSI DP0 HART3 CTS DSI_DN1 C401 C402 DSI_DP1 =10uF DSI CKN 16V 0603_CC 0603_CC FCSPI2 MOSI DSI CKP VDD 3V3 ◆ VDD 1V8 23 25 27 29 31 DSI_DN2 DSI_DP2 DSI DN2 GND 12C3_SDA VDD_3V3 **VDD 1V8** DSI DP3 32 33 I2C4 SDA 12C4_SDA << UART2_RXD UART2_TXD CSI DP0 GPIO1 IO15 A53 Debug 39 41 SYS_nRST GPIO1_IO14 UART4 RXD CSI DN1 C403 C404 SAI3 MCLH 43 45 47 M4 Debug 22uF UART4_TXD CSI_DP1 10V 10V SAI3 TXC GPI01 I011 ONOFF PMIC_ON_ POR_B 0603 CC 0603 CC SAI3_TXD SAI3_RXFS 49 51 PMIC_ON_REQ 8,12 POR_B SAI3_RXFS SAI3_RXC SAI3_RXC SAI3_RXD SPDIF_TX 53 55 57 GND GND CSL DN2 JTAG_TDO JTAG_TDI GPIO1_IO08 CSI_DP2 SAI3 RXD GPIO1 IO07 TEST_MODE JTAG_TMS CSI DN3 59 61 58 60 60 62 CSI_DN3 SPDIF_RX GPIO1_IO05 GPIO1_IO01 SAI2_MCLK JTAG_nTRST JTAG_TCK CSI_DP3 62 64 66 SPDIF_EXT_CLK 63 65 67 GPIO1_IO01 SAI2_MCLK SPDIF EXT CLK PCIE RXN PDM_CLK CLKOUT1 PCIE RXP 65 68 PCIE_RXP 69 71 PDM DATA1 SAI5 RXFS PCIE_TXN SD1_STROBE PCIE TXN PDM_DATA2 73 75 77 79 81 PDM_DATA3 SD2_DATA2 PCIE_TXP SD2_DATA3 SAI1_RXC SAI1_RXD0 SAI1_RXD1 SAI2_RXC SAI1_TXC SAI1_TXD0 SAI1_TXD1 PCIE CLKN 7 SAI2_RXC >> PCIE_CLKP 7 SAIT TXC SAI1_RXD2 SD2 DATA1 83 85 87 SD2 DATA1 ■ USB1 VBUS SD2_DATA0 >>USB1_DN SAIT TXD1 SAI1 RXD3 SAI1_RXD4 86 SAI1_RXD4 SAI1_RXD5 SD2_WP SAI1 TXD2 88 90 92 91 93 95 97 SD2 nCD SAI1_TXD3 SAI1_TXD4 SAI1_TXD5 SAI1_TXD6 SD2_nRS1 USB1 ID SAI1 RXD6 USB1 ID -USB2 VBUS SAI1_TXD4 SAIT RXD7 SAI1 TXD5 CLKIN1 SAI1_MCLK SAI1_TXFS SAI1 TXD6 CLKIN2 SUSB2 DP SAI1_TXD7 100 SAI1 TXFS 6 USB2 ID USB2_ID 7 BOOT MODE1 DF40C-100DS-0.4V(51) DF40C-100DP-0.4V(51) GND GND Receptacle 00 2 REF_CLK_32K R116 0 ENET_TX_CTI>> ->> ENET_RX_CTL 6 6,10 REF_CLK_32K >>-0 0 6 0 0 8 0 0 10 0 0 12 0 0 14 ENET TXC When using M.2 WIFI Module, remove R115, populate R116! Microcontroller Product Group 6 ENET TXC ENET_RD0 6501 William Cannon Drive West ENET_TD0 ENET_RD1 ENET_TD1 ENET_RD2 This document contains information proprietary to NXP and shall not be used for engineering design, S ENET RD3 ENET_TD3 15 00 16 17 00 18 19 00 20 procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors ENET MDC ENET_MDC 19 NVCC_ENET -Designer: Joshua Wu Drawing Title: C2 DF40C-20DS-0.4V(51) 8MMINID4-CPU GND GND 2.2uF 16V Page Title: 0402_CC Joshua Ŵu **SOM Interface** Approved: Rev B1 GND GND GND <Approver> SCH-35104 PDF: SPF-35104 Friday, June 21, 2019 Sheet 13