

(i.MX8M Mini Customer Base Board)

Schematics DevBoard

Table of Content

Page 1 Cover Page 2 Block Diagram Page 3 PWR TREE Page 4 SYS PWR Page 5 CPU IO INTERFACE Page 6 USB TYPE-C DRP Page 7 Audio DAC Page 8 ETHERNET 1Gbps Page 9 PCIe Page 10 MicroSD/IR/LED/BTN Page 11 MIPI:DSI/CSI Page 12 DEBUG Page 13 Expansion CN Page 14 BOOT CFG Page 15 Mechanical and Testpoints Page 16 IOMUX		
Page 3 PWR TREE Page 4 SYS PWR Page 5 CPU IO INTERFACE Page 6 USB TYPE-C DRP Page 7 Audio DAC Page 8 ETHERNET 1Gbps Page 9 PCIe Page 10 MicroSD/IR/LED/BTN Page 11 MIPI:DSI/CSI Page 12 DEBUG Page 13 Expansion CN Page 14 BOOT CFG Page 15 Mechanical and Testpoints	Page 1	Cover
Page 4 SYS PWR Page 5 CPU IO INTERFACE Page 6 USB TYPE-C DRP Page 7 Audio DAC Page 8 ETHERNET 1Gbps Page 9 PCIe Page 10 MicroSD/IR/LED/BTN Page 11 MIPI:DSI/CSI Page 12 DEBUG Page 13 Expansion CN Page 14 BOOT CFG Page 15 Mechanical and Testpoints	Page 2	Block Diagram
Page 5 CPU IO INTERFACE Page 6 USB TYPE-C DRP Page 7 Audio DAC Page 8 ETHERNET 1Gbps Page 9 PCIe Page 10 MicroSD/IR/LED/BTN Page 11 MIPI:DSI/CSI Page 12 DEBUG Page 13 Expansion CN Page 14 BOOT CFG Page 15 Mechanical and Testpoints	Page 3	PWR TREE
Page 6 USB TYPE-C DRP Page 7 Audio DAC Page 8 ETHERNET 1Gbps Page 9 PCIe Page 10 MicroSD/IR/LED/BTN Page 11 MIPI:DSI/CSI Page 12 DEBUG Page 13 Expansion CN Page 14 BOOT CFG Page 15 Mechanical and Testpoints	Page 4	SYS PWR
Page 7 Audio DAC Page 8 ETHERNET 1Gbps Page 9 PCIe Page 10 MicroSD/IR/LED/BTN Page 11 MIPI:DSI/CSI Page 12 DEBUG Page 13 Expansion CN Page 14 BOOT CFG Page 15 Mechanical and Testpoints	Page 5	CPU IO INTERFACE
Page 8 ETHERNET 1Gbps Page 9 PCIe Page 10 MicroSD/IR/LED/BTN Page 11 MIPI:DSI/CSI Page 12 DEBUG Page 13 Expansion CN Page 14 BOOT CFG Page 15 Mechanical and Testpoints	Page 6	USB TYPE-C DRP
Page 9 PCIe Page 10 MicroSD/IR/LED/BTN Page 11 MIPI:DSI/CSI Page 12 DEBUG Page 13 Expansion CN Page 14 BOOT CFG Page 15 Mechanical and Testpoints	Page 7	Audio DAC
Page 10 MicroSD/IR/LED/BTN Page 11 MIPI:DSI/CSI Page 12 DEBUG Page 13 Expansion CN Page 14 BOOT CFG Page 15 Mechanical and Testpoints	Page 8	ETHERNET 1Gbps
Page 11 MIPI:DSI/CSI Page 12 DEBUG Page 13 Expansion CN Page 14 BOOT CFG Page 15 Mechanical and Testpoints	Page 9	PCIe
Page 12 DEBUG Page 13 Expansion CN Page 14 BOOT CFG Page 15 Mechanical and Testpoints	Page 10	MicroSD/IR/LED/BTN
Page 13 Expansion CN Page 14 BOOT CFG Page 15 Mechanical and Testpoints	Page 11	MIPI:DSI/CSI
Page 14 BOOT CFG Page 15 Mechanical and Testpoints	Page 12	DEBUG
Page 15 Mechanical and Testpoints	Page 13	Expansion CN
	Page 14	BOOT CFG
Page 16 IOMUX	Page 15	Mechanical and Testpoints
	Page 16	IOMUX

- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- 2. Device type number is for reference only. The number varies with the manufacturer.
- 3. Special signal usage:
 - _B Denotes Active-Low Signal
 - or [] Denotes Vectored Signals
- 4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

Revision History

Rev. Code	Date	Ву	Description
А	2018-03-16	Javen	1 initial version
В	2018-05-09	Javen	1 Add D308, D309, D310, U312, C337, R355, C338, D312, D313 to enable always 'ON' LDO 2 Add U311, R356, R357, R358, R359, R343, D311, C341 to get accurate VBUS2 threshold 3 Change U303, U306 part number to PTN5110NHQ to reduce the EN_SNK output debounce time 4 Remove backup resistor R347, R348 and add C342-C344 for VBUS detect circuit 5 Change U702 to NXP part:NX3P191, add TP701, TP704 6 Install R502 to make the ENET IO voltage default to 1.8V 7 Add R349, R350, R353, R354 for Type-C circuit debug 8 Change C113 to 0.22uF, Add C161 to increase the time delay of PTN5110 VBUS/VDD 9 Remove R712, D701, 0704, R716, R715 for PWM_LED. 10 Add R216, R217, R218, R219 for SD2_nCD alternative design 11 Add Q1001-Q1003, R1029-R1033, C1004 to control the audio board power sequence. 12 Update bootcfg pull up resistors 12 R1101/R1103/R1105/R1109/R1111/R1113/R1115/R1117/R11113/R11123/R1125/R1129/R1131/R1113/R1115/S1117/R1113/R1113/R1113/R1113/R1113/R1113/R1113/R113/R1133/R1135 to 4.7K OHM 13 Add R1034 for power backup
С	2018-09-10	Javen	1
C1	2018-11-29	Javen	1 Update L401,L501,L503,L601,L602,L901 to BLM18PG121SN1 2 Change U702 to ADP191ACBZ-R7, U701 to IRM-V538M3/TR1 due to EOL
C2	2019-2-11	Javen	1 Update the Min/Typ/Max operating range for I.MX8M Mini power supplies; 2 Add note for all IOs that internal pull up/down is not supported in 3.3V mode;




8MMINI-EVK


Block Diagram


8MMINILPD4-EVK 31409 **8MMINILPD4-CPU** 31399 8MMINI-BB 31407


8MMINID4-EVK 8MMINID4-CPU 8MMINI-BB 35105 35104 31407




8MMINILPD4-EVK PWR TREE









Caution:


IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.


All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.


See Errata e50080 for detailed information.


Audio DAC

24-bit 192kHz Stereo DAC 2Vrms Line Out











MicroSD/Infrared/LED





Camera/DSI LCD






Camera






N	XP	6501		nnon Drive	duct Gro		
		proprietary to NXP ole or in part without ICAP Classif	the expres				ors.
Designer:	Drawin				100.	 PUBI.	
Drawn by: <jw></jw>	Page T	MIPI: D	SI/CSI				



Ext CN

Caution:

IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.
All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's.
See Errata e50080 for detailed information.



8MMINI-BB Expansion CN

SCH-31407 PDF: SPF-31407

Rev C2


Boot Mode and CFG Switch

Caution:


IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead. All IO pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY IO's. See Errata e50080 for detailed information.

i.MX8M MINI ROM Fuse

	Address	7	6	5	4	3	2	1	0	
	0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]	
	0x470[15:8] 0x470[15:8]			001 - SD/eSD 010 - MMC/eMMC	:	Port Select: 00 - uSDHC1			SD Loopback Clock Source Sel (for SDR50 and SDR104 only) '0' - through SD pad '1' - direct	
	0x470[15:8]	Infinit-Loop (Debug USE only) 0 - Disable 1 - Enable BOOT_CFG[7] Fast Boot: 0 - Regular 1 - Fast Boot	011 - NAND			Pages in Block: Nand_Roo 00 - 128 00 - 3 01 - 64 01 - 2 10 - 32 10 - 4 11 - 256 11 - 5			w_address_bytes:	
	0x470[15:8]		100 - QSPI			FLASH_TYPE 000-Device supports 3B read b 001-Device supports 4B read b 001-Device supports 4B read b 001-HyperFlash 1V3 001-HyperFlash 2V3 100-MXIC Octal DDR			oy default oy default	
	0x470[15:8]			110 - SPI NOR			SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)			
	0x470[15:8]		Others - Res	erved for future use						
		BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]	
SD/eSD	0x470[7:0]	Fast Boot:	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit		Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR5 Others - Reserved	50	Reserved	
MMC/eMMC	0x470[7:0]	Fast Boot: 0 - Regular		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC - 110 - 8-bit DDR (MMC - Else - reserved.	01 - High SELE 01 - Reserved for HS200 Norm 11 - Reserved 0 - 3.		USDHC IO VOLTAGE SELECTION For Normal Boot Mode 0 - 3.3V 1 - 1.8V	USDHC IO VOLTAGE SELECTION For Manufacture Mode 0 - 3.3V 1 - 1.8V		
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEA 00 - 2 01 - 2 10 - 4 11 - 8	rch_count:		Toggle Mode 33MHz Pre 1000 - 16 GPMICLK cycle 1001 - 1 GPMICLK cycles 1010 - 2 GPMICLK cycles 1011 - 3 GPMICLK cycles 1100 - 4 GPMICLK cycles 1101 - 5 GPMICLK cycles 1101 - 6 GPMICLK cycles 1111 - 7 GPMICLK cycles 1111 - 15 GPMICLK cycles	Reserved			
FlexSPI	0x470[7:0]	HOLD 00 - 5/ 01 - 1/ 10 - 3/ 11 - 1/	00us ns ns	FLASH Auto Prol	be Type	FlexSPI FLASH Dummy Cycle				
SPINOR	0x470[7:0]	CS select SPI only: 00 - CS#0 default 01 - CS#1 10 - CS#2 11 - CS#3	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	







i.MX8M MINI IOMUX

NAME	Default	ALTo	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	Alt6 Special EN	ALT7	Alt7 Special EN
1851 MOSE 1857 MOSE 1857 MOSE 1858 MOSE	to. TEST MODE OF MODE(0) comergineme. BODT MODE(1) comergineme. PMIC STBY_REQ moveme. DODG(1) comergineme. DODG(1) comergineme. DODG(1) comergineme. DODG(1) comergineme. BODT MODE(1) comergineme. BODT	TO TEST MODE OF MODE (1) COMPANIES OF MODE (usb2.0TG_OC enet1.TX_CLK /ENET_REF_CLK_ROOT enet1.TX_ER			usdnc3.RESET_B usdnc3.VSELECT usdnc3.WP	anamis. REF. CLK. 32K anamis. REF. CLK. 32K anamis. REF. CLK. 32M anamis. PROMITION consequence, PMIC. READY usaffic. 12M, 32M, 32M, 32M, 32M, 32M, 32M, 32M, 3	comsregpemix.EXT_CLK1 comsregpemix.EXT_CLK1 comsregpemix.EXT_CLK3 anamix.xtd_id_id_id_id_id_id_id_id_id_id_id_id_id	ccmsrcgpcmix.src_system_rst	sic-FAIL sic-ACTIVE sic-ACTIVE sic-ACTIVE sic-ACTIVE sic-ACTIVE sic-ACTIVE sushic-ITST_TRIG	comsrcgpcmix.arc_system_sjc_ajc_spacetreg[20] sjc_ajc_gpucr3_reg[14]
Grid 1, 1989 Grid 1, 1989 Grid 1, 1989 Grid 1, 1981 Grid	SBS1110728 SBS	enei 1,000 mp. enei 1,000 mp.	enet1.8X_ER	usdw-3.5TROBE usdw-3.5ATA6 usdw-3.0ATA6 usdw-3.0ATA6 usdw-3.0ATA6 usdw-3.WP 100 usdw-3.WP 100 usdw-3.WP 100 usdw-3.DATA6 usdw-3.DATA6 usdw-3.DATA6 usdw-3.DATA6 usdw-3.DATA6 usdw-3.DATA6 usdw-3.DATA6 usdw-3.DATA6 usdw-3.DATA6 usdw-3.DATA6 usdw-3.DATA6 usdw-3.DATA6 usdw-3.DATA6 usdw-3.DATA6			1001.107.55	comsrogomis. QBSERVED comsrogomis. QBSERVEZ comsrogomis. WAIT comsrogomis. WAIT comsrogomis. STOTEN, RESET comsrogomis. SYSTEM, RESET comsrogomis.	s(-s)gaur2_reg[14] s(-s)gaur3_reg[14]	observe_muc.QUTIO1 observe_muc.QUTIO1 observe_muc.QUTIO1 observe_muc.QUTIO1 observe_muc.QUTIO1 observe_muc.QUTIO1 observe_muc.QUTIO1 sim_m.HMASTLOCX sim_m.HMA	Sical Gauri Pegi 1
SAME	Sept. 1.00	Temporary DATASS Temporary D	asil T. DATA(1) asil T. DATA(1	sali.TX_SYNC sali.TX_SYNC sali.TX_SYNC sali.TX_SYNC sali.TX_SYNC sali.TX_SYNC sali.TX_SYNC sali.TX_DATA[1] sali.EX_SYNC sali.TX_DATA[1] sali.EX_DATA[1]	salS.TX_SYNC sals_TX_BELX_CONTROL pdm.BII_STREAM() pdm.BII_STREAM() pdm.BII_STREAM() pdm.BII_STREAM() pdm.BII_STREAM() pdm.BII_STREAM() pdm.BII_STREAM() pdm.BII_STREAM() sal.TX_DATA(pdm.CLK pdm.C	pdm.CLK = ZMAIO pdm.BLT = ZM	pomp	comsregponik, TESTER, ACX comsregponik, BOOT CREGIO comsregionik, BOOT	"ecmarcgpcmix.src_en_system_cik comarcgpcmix.src_system_rsix	espin TEST THICK sim, m. HADDR 15 sim, m. HADDR 17 sim, m. HADDR 19 sim, m. HADDR 19 sim, m. HADDR 19 sim, m. HADDR 19 sim, m. HADDR 20 sim, m. HADR 20 sim, m. HADDR 20 sim, m. HADR 20 sim, m. HA	\$12-16_gener1

PIN LIST

is document conta	ins information p	6501 Wil Austin, T	controller Project Cannon Drive X 78735-8598 shall not be used	West for engineering	desid	ın.	
curement or man	facture in whole	or in part without the	express written pe	mission of NXI	Sen	niconducto	ors.
		ICAP Classificati	on: CP:	IUO:	х	PUBI:	
Designer: <jw></jw>	Drawing T	ille: 8MMIN	l-BB				
Drawn by: <jw></jw>	Page Title	IOMUX					