

See discussions, stats, and author profiles for this publication at: <https://www.researchgate.net/publication/260393114>

# Design of a CMOS Comparator for A/D Converter Application

Article · June 2010

CITATIONS

2

READS

1,071

3 authors:



**Meena Panchore**

PDPM Indian Institute of Information Technology, Design and Manufacturing Jabalpur

20 PUBLICATIONS 90 CITATIONS

SEE PROFILE



**R. S. Gamad**

Shri G. S. Institute of Technology and Science Indore

55 PUBLICATIONS 206 CITATIONS

SEE PROFILE



**Bal Chand Nagar**

National Institute of Technology Patna

24 PUBLICATIONS 133 CITATIONS

SEE PROFILE

Some of the authors of this publication are also working on these related projects:



Neuromorphic Computing [View project](#)



FPGA-based System Design [View project](#)

## Design of a CMOS Comparator for A/D Converter Application

Meena Panchore<sup>1</sup>, \*R. S. Gamad<sup>2</sup> and B. C. Nagar<sup>3</sup>

<sup>1</sup>Electronics & Instrumentation Engineering Department,  
SGSITS, 23, Park Road, Indore, M.P., India – 452003  
*actmeenapanchore@gmail.com*

<sup>2</sup>Electronics & Instrumentation Engineering Department,  
SGSITS, 23, Park Road, Indore, M.P., India – 452003  
*rsgamad@gmail.com*

<sup>3</sup>Electronics & Instrumentation Engineering Department,  
SGSITS, 23, Park Road, Indore, M.P., India – 452003  
*balchandnagar@gmail.com*

### Abstract

Design of a CMOS comparator with preamplifier-latch circuit is reported in this paper. Design has specially concentrated on low power consumption, low offset and high speed. The design has been simulated for performance verification in 0.18 $\mu$ m UMC Technology. Simulation results are obtained with this design about power dissipation 0.27mV, frequency 100MHz and offset voltage 280.7nV. Finally results have been compared with earlier published work and improvements are obtained in the design parameters. This design will be very useful for young researcher, ADC designer and manufacturers.

**Keywords:** CMOS Comparator, Low Power, Low Offset, High Speed and A/D Converter

## 1. Introduction

A high-speed, low-offset, low-power consumption comparators are very important for many applications, such as memory sensing circuits, Analog to Digital Converters (ADC) and data receivers. In conventional designs, pre-amplifiers are used to reduce offset voltage [1]. However, these techniques require high voltage gain to reduce the offset voltage and loosing effectiveness with the reduction of the drain resistance due to the technology scaling. While the technology scaling of MOS transistors enables high-speed and low-power operation, the offset voltage of the comparator is increased due to the transistor mismatch [2]. The latched comparator used for the clock signal and indicate, through their digital output level, whether its differential input signal is positive or negative [3]. They use a positive feedback mechanism to regenerate the analog input signal into a full scale digital signal (regenerative amplification), because this is much faster and power efficient than performing multi-stage linear amplifications [4]. The preamplifier latch comparator [5], which combines an amplifier and a latch comparator can be obtained high speed and low power dissipation. The amplifier which is added before the latch can reduce offset voltage to obtain a high resolution. Thus, by considering factors of speed and resolution, preamplifier latch comparator are the choice for a high speed ADC [6]. This type of latched comparator was also used for high speed and low power performance [7]. The offset of this stage is dependent on both the input amplifiers and the latching stage. Input-offset voltage can be a particularly difficult problem in comparator design. In precision applications, such as high-resolution converters, large input-offset voltages cannot be tolerated [8]. While systematic offset can nearly be eliminated with proper design (though still affected by process variations), random offsets still remain and are unpredictable. Fortunately there are techniques in MOS technology to remove a large portion of the input offset using offset-cancellation techniques. These techniques are available in MOS because of the nearly infinite input resistance of MOS transistors. This characteristic allows long-term storage of voltages on the transistor's gate. As a result, offset voltages can be measured, stored on capacitors, and summed with the input so as to cancel the offset [9]. Figure 1 shows the offset-cancellation arrangement for offset voltage measurement.




Figure 1: Offset-cancellation arrangement for offset voltage measurement

Thus, the proposed offset cancellation achieves not only low offset voltage but also low Power consumption. Moreover, the proposed circuit topology can improve the comparator noise and reduce the clock driving requirement compared with a conventional comparator.

## 2. Determination of clock frequency & power dissipation

The clock frequency “ $f_c$ ” is defined as the reciprocal of the time interval  $T$ , as:

$$f_c = 1/T \quad (1)$$

The clock frequency has to be equal or greater than twice of the frequency bandwidth of analog signals [10]. We were primarily considering high speed and low voltage. Dynamic comparator power dissipation resembles that of digital gates, which have a power dissipation given approximately by [11]:

$$p = fc v_{DD}^2 \quad (2)$$

Where,  $f$  = output frequency,

$V_{DD}$  = supply voltage

$C$  = output capacitance

### 3. Design of a CMOS comparator

The comparator presented in this paper is made up of the preamplifier –latch circuit schematic view of the design is shown in figure 2. In this design when clk is low, the latch is disabled and difference between the input and reference is amplified by the front-end amplifier. If clk is goes high, the amplifier is disabled and the latch is being to amplify the difference established at its input to generate logic levels at the output. Preamplifier consists of two different inputs, which are made up of NM0, NM6, NM7 and NM5. PM2, PM3, connect crossways in order to turn into positive feedback and also increase the plus of preamplifier. NM9, NM1, NM4, PM14 are considered as switches. The flow of circuit operating: when clock (Clk) is low, the latch comparator is reset, and at this time Clk1 is high, latch-comparator can receive the amplified signal of preamplifier.





Figure 2: Schematic view of preamplifier-latch comparator

#### 4. Simulation results


Simulation of reported design has been done using the 0.18  $\mu\text{m}$  CMOS technology under the 2V power supply by Cadence spectre. Comparator able to work at the high clock frequency as 100MHz and clock period was 10ns can be used where Low power, high speed and Low offset voltage is the main requirements and it is very much useful for ADC designer. Finally simulation results of the comparator are shown in Figure 3. In addition we are also presenting the results of offset voltage given in Figure 4 and 5 respectively. Table 1 has given the comparison of present work with earlier reported work and got improvement in these design parameters.

**Table 1: Comparison of present results with earlier Reported work**


Parameters	Ref.[12]	Ref.[13]	This work
Power supply	5V	2V	2V
Clock frequency	100 MHz	10 MHz	100 MHz
Offset voltage	6.5 mV	300 $\mu\text{V}$	280.7 nV
Power Dissipation	0.49 mW	1.8mW	0.27 mW
Technology	0.35 $\mu\text{m}$	1 $\mu\text{m}$	0.18 $\mu\text{m}$



**Figure 3: Simulation results of comparator**



**Figure 4: Simulation results of offset voltage**



**Figure 5: Simulation results of offset voltage**

## 5. Conclusion

The comparator is designed and simulated cadence spectre in 0.18 $\mu$ m UMC Technology. Simulation results show that the circuit can work under as high clock frequency as 100MHz and its maximum offset voltage is about 280.7 nV. During the amplification stage drain current as 139 $\mu$ A. In this design we compare our results and observed that present results have improvement as shown in table 1. This design will be very beneficial for ADC designer, young researcher and manufacturer.

## Acknowledgement

This work has been carried out in SMDP VLSI laboratory of the Electronics and Instrumentation Engineering Department of Shri G S Institute of Technology and Science, Indore, India. This SMDP VLSI project is funded by Ministry of Information and Communication Technology, Government of India. Authors are thankful to the Ministry for facilities provided under this project.

## References

- [1] Razavi, B., (1995), "Principle of Data Conversion System Design", *IEEE Press*.
- [2] Pelgrom, M.J.M., Duinmaijer, A. C. J., Welbers, A.P.G., (1989), "Matching Properties of MOS Transistors" *IEEE Journal of Solid-State Circuits*, Vol. 24, No. 5, pp. 1433-1440.
- [3] Figueiredo, P.M. and Vital, J.C., (2004), "Low Kickback Noise Techniques for CMOS Latched Comparator", *ISCAS, IEEE*, pp. 537-540.
- [4] Wu, j., (1988), "A 100-MHz Pipelined CMOS Comparator, *IEEE Journal of Solid State Circuits*, Vol. 23, pp. 1379-1385.
- [5] Kim, J.M., (2005), "A 6-bit 1.3 GSamples A/D Converter in 0.35 $\mu$ m CMOS", Doctor Thesis, University of Texas at Dalls.
- [6] Yongheng, G., Wei, C., Tiejun, L., Zongmin, W., (2009), "A Novel 1GSPS Low Offset Comparator for High Speed ADC", *Fifth International Joint Conference on INC, IMC and IDC, IEEE Computer Society*, pp. 1251-1254.
- [7] Johns, D. A. and Martin, K., (1997), "Analog Integrated Circuit Design", *John Wiley and Sons, Inc.*
- [8] Mohan, A., Zayegh, A., Stoiceyski, A., Veljanoyski, R., (2007), "Comparator for High Speed Low Power Ultra Wideband A/D Converter", *International Conference on Communication, Computer and Power (ICCCP'07)*, pp. 1-5.
- [9] Allen, P. E., Holberg, D. R., (2007), "CMOS Analog Circuit Design", *Second Edition, Oxford University*.
- [10] Nyquist, H., (1928), "Certain topics in telegraph transmission Theory," *Trans. of the AIEE*, pp. 617-644.
- [11] Wulff, C. and Ytterdal, T., (2005), "0.8V 1GHz Dynamic Comparator in Digital 90nm CMOS Technology", *23<sup>rd</sup> NORCHIP Conference IEEE*, pp 237-240, Nov. 21-22.
- [12] Yang, W., Wang, D., (2007) "Design and Analysis of a High-speed Comparator in a Pipelined ADC", *Proceedings of HDP 07, IEEE*.
- [13] Razavi, B. and Wooley, B.A, (1992), "Design Techniques for High-Speed, High-Resolution Comparators", *IEEE Journal of Solid-State Circuits*, vol. 27, No.12, pp. 1916-1926.
- [14] Panchore, M., and Gamad, R.S., (2010), "Low power and high speed CMOS comparator design using 0.18 $\mu$ m technology", *International Journal of Electronics Engineering Research, Research India publication*, Vol. 2, N0. 1, pp. 71-77.