+150°C



# 3GHz I<sup>2</sup>C Bus Synthesiser

#### **Features**

- Complete 3.0 GHz Single Chip System
- Optimised for Low Phase Noise, with Comparison Frequencies up to 4 MHz
- No RF Prescaler
- Selectable Reference Division Ratio
- Selectable Reference/Comparison Frequency Output
- Selectable Charge Pump Current with 10:1 Ratio
- Four Selectable I<sup>2</sup>C Addresses
- I<sup>2</sup>C Fast Mode Compliant with 3-3V and 5V Logic Levels
- · Four Switching Ports
- Functional Replacement for SP5659 (except ADC)
- Pin Compatible with SP5655
- Power Consumption 138mW with V<sub>CC</sub> = 5.5V, all Ports off
- ESD Protection 2kV min., MIL-STD-883B Method 3015 Cat.1 (Normal ESD handling procedures should be observed)

## **Applications**

- Digital Satellite and Cable Tuning Systems
- · Communications Systems

#### **Description**

The SP5769 is a single chip frequency synthesiser designed for tuning systems up to 3GHz. The RF preamplifier interfaces direct with the RF programmable divider, which is of MN1A construction so giving a step size equal to the loop comparison frequency and no

DS4878 ISSUE 4.3 May 2002

#### **Ordering Information**

SP5769A/KG/MP1S (Tubes) SP5769A/KG/MP1T (Tape and Reel) (16 lead SOIC Package) SP5769A/KG/QP1S (Tubes) SP5769A/KG/QP1T (Tape and Reel) (16 lead QSOP Package)

prescaler phase noise degradation over the full RF operating range. The comparison frequency is obtained either from an on-chip crystal controlled oscillator, or from an external source. The oscillator frequency,  $f_{REF}$ , or phase comparator frequency,  $f_{COMP}$ , can be switched to the REF/COMP output providing a reference for a second frequency synthesiser. The synthesiser is controlled via an  $1^2 C$  bus and is fast mode compliant. It can be hard wired to respond to one of four addresses to enable two or more synthesisers to be used on a common bus. The device contains four switching ports P0 - P3.

# **Absolute Maximum Ratings**

All voltages are referred to  $V_{EE} = 0V$ Supply voltage,  $V_{CC}$  -3V to +7V RF differential input voltage 2.5Vp-p

All I/O port DC offsets -0.3 to V  $_{CC}$  +0.3V SDA and SCL DC offset 20.3 to 6V Storage temperature  $-55^{\circ}$ C to  $+125^{\circ}$ C

Junction temperature MP16 thermal resistance

Chip to ambient,  $\theta_{JA}$  80°C/W Chip to case,  $\theta_{JC}$  20°C/W




Figure 1 - SP5769 Block Diagram




Figure 2 - Pin connections - top view

### **Electrical Characteristics**

Test conditions (unless otherwise stated):  $T_{AMB} = -40^{\circ}\text{C}$  to  $+80^{\circ}\text{C}$ ,  $V_{CC} = +4.5\text{V}$  to +5.5V. These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

			Value	9		
Characteristic	Pin	Min.	Тур.	Max.	Units	Conditions
Supply current	12		20	25	mA	
RF input	13,14					
Input voltage		100		300	mVrms	100MHz to 200MHz, see figure 3
		40		300	mVrms	200MHz to 3GHz, see figure 3
Input impedance						See Figure 4
SDA, SCL	4,5					-
Input high voltage		3		5.5	V	5V I <sup>2</sup> C logic selected
		2.3		5.5	V	3-3V I <sup>2</sup> C logic selected
Input low voltage		0		1.5	V	5V I <sup>2</sup> C logic selected
-		0		1	V	3-3V I <sup>2</sup> C logic selected
Input high current				10	μΑ	Input voltage = V <sub>CC</sub>
Input low current				-10	μA	Input voltage = V <sub>EE</sub>
Leakage current				10	μA	$V_{CC} = V_{EE}$
Input hysteresis		0.4			·V	
SDA output voltage	4			0.4	V	I <sub>SINK</sub> = 3mA
,				0.6	V	I <sub>SINK</sub> = 6mA
SCL clock rate	5			400	kHz	
Charge pump						
Output current	1					See Table 6, V <sub>PIN1</sub> = 2V
Output leakage	1		63	+-10	nA	$V_{PIN1} = 2V, V_{CC} = 15.0V, T_{AMB} = 25^{\circ}C$
Drive output current	16	0.5			mA	$V_{PIN16} = 0.7V$
Crystal frequency	2,3	2		20	MHz	See Figure 5 for application
External reference	3					
Input frequency		2		20	MHz	Sinewave coupled via 10nF blocking capacitor
Drive level		0.2		0.5	Vp-p	Sinewave coupled via 10nF blocking capacitor
Buffered REF/COMP	11					AC coupled, see Note 2
Output amplitude			0.35		Vp-p	0.0625 to 20MHz
Output impedance			250		Ω	Enabled by bit RE = 1
Comparison frequency				4	MHz	_
Equivalent phase noise at		-148			dBc/Hz	SSB, within loop bandwidth, all comparison
phase detector						frequencies
RF division ratio		240		32767		
Reference division ratio						See Table 1

cont...

# **Electrical Characteristics (continued)**

			Value	<del>)</del>		
Characteristic	Pin	Min.	Тур.	Max.	Units	Conditions
Output Ports P3 - P0	6-9					
Sink current		2			mA	$V_{PORT} = 0.7V$
Leakage current				10	μΑ	V <sub>PORT</sub> = V <sub>CC</sub> See Note 1
Address select	10					See Table 4
Input high current				1	mA	$V_{IN} = V_{CC}$
Input low current				-0-5	μΑ	$V_{IN} = V_{EE}$
Logic level select	6					See Note 3
Input high level		3			V	5V I <sup>2</sup> C logic level selected or open circuit
Input low level		0		1.5	V	3-3V I <sup>2</sup> C logic level selected
Input current				10	μΑ	$V_{IN} = V_{EE}$ to $V_{CC}$

#### **NOTES**

- 1. Output ports high impedance on power-up, with SDA and SCL at logic '0'.
- 2. If the REF/COMP output is not used, the output should be left open circuit or connected to V<sub>CC</sub> and disabled by setting RE = '0'.
- 3. Bi-dectional port. When used as an output, the input logic state is ignored. When used as an input, the port should be switched into high impedance (off) state.

### **Functional Description**

The SP5769 contains all the elements necessary, with the exception of a frequency reference, loop filter and external high voltage transistor, to control a varactor tuned local oscillator, so forming a complete PLL frequency synthesised source. The device allows for operation with a high comparison frequency and is fabricated in high speed logic, which enables the generation of a loop with good phase noise performance.

The RF input signal is fed to an internal preamplifier, which provides gain and reverse isolation from the divider signals. The output of the preamplifier interfaces with the 15-bit fully programmable divider which is of MN1A architecture, where the dual modulus prescaler is 416/17, the A counter is 4 bits, and the M counter is 11 bits.

The output of the programmable divider is applied to the phase comparator where it is compared in both phase and frequency domains with the comparison frequency. This frequency is derived either from the on-chip crystal controlled oscillator or from an external reference source. In both cases the reference frequency is divided down to the comparison frequency by the reference divider which is programmable into 1 of 16 ratios as detailed inTable 1.

The output of the phase detector feeds a charge pump and loop amplifier section, which when used with an external high voltage transistor and loop filter, integrates the current pulses into the varactor line voltage. The programmable divider output  $f_{PD}/2$  can be switched to port P0 by programming the device into test mode. The test modes are described inTable 5.

#### **Programming**

The SP5769 is controlled by an I²C data bus and is compatible with both standard and fast mode formats and with I²C data generated from nominal 3.3V and 5V sources. The I²C logic level is selected by the bi-directional port P3/ LOGLEV. 5V logic levels are selected by connecting P3/ LOGLEV to  $V_{CC}$  or leaving it open circuit; 3.3V logic levels are set by connecting P3/LOGLEV to ground. If this port is used as an input the P3 data should be programmed to high impedance. If used as an output only 5V logic levels can be used, in which case the logic state imposed by the port on the input is ignored.

Data and clock are fed in on the SDA and SCL lines respectively as defined by I<sup>2</sup>C bus format. The synthesiser can either accept data (write mode), or send data (read mode). The LSB of the address byte (R/W) sets the device into write mode if it is low, and read mode if it is high. Tables 2 and 3 illustrate the format of the data. The device can be programmed to respond to several addresses, which enables the use of more than one synthesiser in an I<sup>2</sup>C bus system. Table 4 shows how the address is selected by applying a voltage to the address input. When the device receives a valid address byte, it pulls the SDA line low during the acknowledge period, and during following acknowledge periods after further data bytes are received. When the device is programmed into read mode, the controller accepting the data must be pulled low during all status byte acknowledge periods to read another status byte. If the controller fails to pull the SDA line low during this period, the device generates an internal STOP condition, which inhibits further reading.

R3	R2	R1	R0	Division ratio
0	0	0	0	2
0	0	0	1	2 4
0	0 0 0 0	1	1 0 1	8
0	0	1	1	16
0	1	0	0	32
0 0 0 0 0 0	1	0	0 1	64
0	1	1	0 1	128
0	1	1	1	256
1	0	0	0	24
1	0 0 0 0	0	1	5
1	0	1	0	10
1	0	1	0 1	20
1	1	0	0	40
1	1	0	1	80
1	1	1	0 1	160
1	1	1	1	320

Table 1 - Reference division ratios

#### Write mode

With reference to Table 2, bytes 2 and 3 contain frequency information bits  $2^{14}$ - $2^{0}$  inclusive. Bytes 4 and 5 control the reference divider ratio (see Table 1), charge pump setting (see Table 6), REF/COMP output (see Table 7), output ports and test modes (see Table 5).

After reception and acknowledgement of a correct address (byte 1), the first bit of the following byte determines whether the byte is interpreted as a byte 2 or 4, a logic '0' indicating byte 2, and a logic '1' indicating byte 4. Having interpreted this byte as either byte 2 or 4, the following data byte will be interpreted as byte 3 or 5 respectively. Having received two complete data bytes, additional data bytes can be entered, where byte interpretation follows the same procedure, without readdressing the device. This procedure continues until a STOP condition is received. The STOP condition can be generated after any data byte, if however it occurs during

a byte transmission, the previous byte data is retained. To facilitate smooth fine tuning, the frequency data bytes are only accepted by the device after all 15 bits of frequency data have been received, or after the generation of a STOP condition.

#### Read mode

When the device is in read mode, the status byte read from the device takes the form shown in Table 3.

Bit 1 (POR) is the power-on reset indicator, and this is set to a logic '1' if the  $V_{CC}$  supply to the device has dropped below 3V (at 25°C), e.g. when the device is initially turned on. The POR is reset to '0' when the read sequence is terminated by a STOP command. When POR is set high this indicates the programmed information may be corrupted and the device reset to power up condition.

Bit 2 (FL) indicates whether the device is phase locked, a logic'1'is present if the device is locked, and a logic '0' if it is not.

#### **Programable features**

- RF programmable divider Function as described above.
- Reference programmable divider Function as described above.
- Charge pump current The charge pump current can be programmed by bits C1 and C0 within data byte 5, as defined in Table 6.
- Test mode The test modes are invoked by setting bit T2 = 1, with selected test modes as defined by bits T1 and T0 as described in Table 5. Clock input on crystal and RF input pins are required to invoke FL test modes.
- Reference/Comparison frequency output The reference frequency f<sub>REF</sub> or comparison frequency f<sub>COMP</sub> can be switched to the REF/COMP output, function as defined in Table 7. RE and RS default to logic'1'during device power up, thus enabling the comparison frequency f<sub>COMP</sub> at the REF/COMP output.

	MSB							LSB		
Address	1	1	0	0	0	MA1	MA0	0	Α	Byte 1
Programmable divider	0	214	2 <sup>13</sup>	212	211	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	Α	Byte 2
Programmable divider	27	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	22	21	20	Α	Byte 3
Control data	1	T2	T1	T0	R3	R2	R1	R0	Α	Byte 4
Control data	C1	C0	RE	RS	P3	P2	P1	P0	Α	Byte 5

Table 2 Write data format (MSB transmitted first)

A MA1, MA0	Acknowledge bit Variable address bits (see Table 4)
214-20	Programmable division ratio control bits
R3-R0	Reference division ratio select (see Table 1)
C1, C0	Charge pump current select (see Table 6)
RE	Reference oscillator output enable
RS	REF/COMP output select when RE=1 (see Table 7)
T2-T0	Test mode control bits (see Table 5)
P3-P0	P3, P2, P1 and P0 port output states

	MSB							LSB		
Address	1	1	0	0	0	MA1	MA0	1	Α	Byte 1
Status byte	POR	FL	0	0	0	0	0	0	Α	Byte 2

Table 3 - Read data format (MSB transmitted first)

Acknowledge bit Variable address bits (see Table 4) MA1, MA0

POR Power On Reset indicator

FL Phase lock flag

MA1	MA0	Address input voltage level
0 0 1 1	0 1 0 1	0 to 0·1V <sub>CC</sub> Open circuit 0·4V <sub>CC</sub> to 0·6V <sub>CC</sub> * 0·9V <sub>CC</sub> to V <sub>CC</sub>

<sup>\*</sup> Programmed by connecting a 15k $\!\Omega$  resistor from pin 10 to  $V_{CC}$ 

Table 4 - Address selection

C1	C0	Current (μA)							
C1   C0		Min.	Тур.	Max.					
0	0	+-116	+-155	+-194					
0	1	+-247	+-330	+-412					
1	0	+-517	+-690	+-862					
1	1	+-1087	+-1450	+-1812					

Table 6 - Charge pump current

T2	T1	T0	Test mode description
0	Х	Х	Normal operation
1	0	0	Charge pump sink Status byte FL = logic '0'
1	0	1	Charge pump source
1	1	0	Status byte FL = logic '0' Charge pump disable
			Status byte FL = logic '1'
1	1	1	$P0 = f_{PD}/2$

Table 5 - Test modes

RE	RS	REF/COMP output
0 1 1	X 0 1	High impedance  f <sub>REF</sub> selected  f <sub>COMP</sub> selected

Table 7 - REF/COMP output




Figure 3 - Typical RF input sensitivity




Figure 4 - RF input impedance





Figure 5 - Crystal oscillator application

Component	Value/type	Component	Value/type
C1	18pF	C22	100pF
C2	2-2nF	C23	4.7μF
C3	68pF	C24	1nF
C4	1nF	LED 1	HLMPK-150
C5	1nF	LED 2	HLMPK-150
C6	10nF	R1	4.7kΩ
C7	100nF	R4	4.7kΩ
C8	4·7μF	R5	4.7kΩ
C9	100nF	R6	4.7kΩ
C10	100pF	R7	13⋅3kΩ
C11	1nF	R8	$22$ k $\Omega$
C12	100pF	R9	1kΩ
C13	100pF	R10	$\Omega$
C14	4.7nF	R11	$16\Omega$
C15	100pF	R12	$16\Omega$
C16	4·7μF	R13	$16\Omega$
C17	10nF	R14	$68\Omega$
C18	39pF	S1	SW DIP-2
C19	100pF	T1	BCW31
C20	1nF	VCO	POS_2000
C21	1nF	X1	4MHz

Table 8 - Component values for Figure 6







Figure 7 - SP5769 evaluation board layout




	Min	Max	Min	Max				
	mm	mm	inch	inch				
Α	1.35	1.75	0.053	0.069				
A1	0.10	0.25	0.004	0.010				
D	9.80	10.00	0.386	0.394				
Н	5.80	6.20	0.228	0.244				
E	3.80	4.00	0.150	0.157				
L	0.40	1.27	0.016	0.050				
е	1.27	BSC	0.050 BSC					
b	0.33	0.51	0.013	0.020				
С	0.19	0.25	0.008	0.010				
0	O°	8°	0°	8°				
h	0.25	0.50	0.010	0.020				
	Pin Features							
N	1	6	16					
Conforr	Conforms to JEDEC MS-012AC Iss. C							

# Notes:

- 1. The chamfer on the body is optional. If not present, a visual index feature, e.g. a dot, must be located within the cross—hatched area.
- 2. Controlling dimensions are in inches.
- 3. Dimension D do not include mould flash, protusion or gate burrs. These shall not exceed 0.006" per side.
- 4. Dimension E1 do not include inter—lead flash or protusion. These shall not exceed 0.010" per side.
- 5. Dimension b does not include dambar protusion / intrusion. Allowable dambar protusion shall be 0.004" total in excess of b dimension.

© Zarlink Semiconductor 2002 All rights reserved.								Package Code	
ISSUE	1	2	3	4	5		Previous package codes	Package Outline for	
ACN	6745	201938	202597	203706	212431		ZARLINK SEMICONDUCTOR	MP / S	16 lead SOIC (0.150" Body Width)
DATE	7Apr95	27Feb97	12Jun97	9Dec97	25Mar02				, ,
APPRD.									GPD00012



h	0.010	0.020	0.25	0.50					
		Pin fed	tures						
N	16								
Conforms to JEDEC MO-137AB Iss. A									
<u> </u>									
This drawing supersedes									

Altern. Dimensions in millimetres

MIN

1.35

0.10

4.80

0.23

5.79

3.81

0.41 0.64 BSC

0.18

0.

0.20 | 0.30

MAX

0.059

MAX

1.75

0.25

1.50

5.00

0.25

This drawing supersedes 418/ED/51617/001 (Swindon/Plymouth)

#### Notes:

- 1. The chamfer on the body is optional. If it is not present, a visual index feature, e.g. a dot, must be located within the cross-hatched area.
- 2. Controlling dimensions are in inches.
- 3. Dimension D do not include mould flash, protrusion or gate burrs. These shall not exceed 0.006" per side.
- 4. Dimension E1 do not include inter-lead flash or protrusion. These shall not exceed 0.010" per side.
- 5. Dimension b does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.004" total in excess of b dimension.

© Zarlink Semiconductor 2002 All rights reserved.							Package Code
ISSUE	1	2	3		ZARLINK SEMICONDUCTOR	Previous package codes	Package Outline for 16 lead QSOP (0.150" Body Width)
ACN	201928	207313	212474			QP / Q	
DATE	27Feb97	24Aug99	3Apr02		3EMITES NO SET SK		0000000
APPRD.							GPD00290



# For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's  $I^2C$  components conveys a licence under the Philips  $I^2C$  Patent rights to use these components in and  $I^2C$  System, provided that the system conforms to the  $I^2C$  Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE