中国科学技术大学计算机学院 《数字电路实验》报告



实验题目:存储器_____

学生姓名: 郭耸霄______

学生学号: PB20111712

完成日期: 2021年11月29日

计算机实验教学中心制 2020 年 09 月

2021年11月29日

1 实验题目

存储器。

2 实验目的

控制画笔在画布 (显示屏) 上绘画:

- 1. 画布分辨率: 200x150, 画笔位置 (x, y), x = 0 199, y = 0 149, 复位时 (100, 75)。
- 2. 画笔移动方向 (dir): 上/下/左/右,按钮控制。

画笔颜色 (rgb): 12 位 (红 r 绿 g 蓝 b 各 4 位), 开关设置。

绘画开关 (draw): 处于绘画状态时,移动画笔同时绘制颜色,否则仅移动画笔。

prgb, hs, vs: 显示器接口信号。

3 实验环境

- 1.Surface Pro 7 Model 1866 i7 实验设备。
- 2.Nexys 4 DDR 实验平台。
- 3.Vivado 2019.1 EDA 工具。

4 实现 VDT, 显示白色背景

4.1 逻辑设计




图 1: VDT 数据通路

4.2 设计文件

4.2.1 分频器

```
'timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 28.11.2021 08:27:01
// Design Name:
// Module Name: divider
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
```

```
\label{eq:module_def} \begin{split} & \text{module DIR(input clk\,,} \\ & \text{output reg pclk}); \\ & \text{always } @(\text{posedge clk}) \text{ begin} \\ & \text{pclk} = -\text{pclk}; \\ & \text{end} \end{split} \text{endmodule}
```

4.2.2 视频显示定时

```
'timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 28.11.2021 10:30:59
// Design Name:
// Module Name: VDT
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
\  \, \mathrm{module} \,\, V\!DT\!(\mathrm{input} \,\, \mathrm{pclk} \,,
           rstn.
          output hen,
           ven,
           reg hs,
           reg vs);
    parameter HSW = 120;
    parameter HBP = 64;
    parameter HEN = 800;
    parameter HFP = 56;
    parameter VSW = 6;
    parameter VBP = 23;
    parameter VEN = 600 ;
    parameter VFP = 37;
   reg[10:0] hcnt;
    reg[9:0]vcnt;
    //change hcnt
    always @(posedge pclk) begin
        if (!rstn)
           hcnt <= HENHHFP;
        else if (hcnt == HSW+HBP+HEN+HFP-1)
           hcnt <= 0;
        else
           hcnt <= hcnt{+}1;
    end
    //change vcnt
    always @(posedge pclk) begin
        if (!rstn)
           vcnt <= V\!E\!N\!+\!\!V\!F\!P;
        {\tt else \ if \ (vcnt == VSW+VBP+VEN+VFP-1)}
           vcnt \le 0;
        else if (hcnt == HEN+HFP-1)
           vcnt \le vcnt+1;
           _{
m end}
           //change hs
           always @(posedge pclk) begin
               \quad \text{if} \quad (!\, rstn\, |\, |\, hcnt == HEN + HFP + HSW - 1)
                   hs \le 0;
               \verb|else| if (hcnt == HEN+HFP-1)
                   hs \le 1;
                   end
                   //change vs
                   always @(posedge pclk) begin
                       vs <= 0;
                       else if (vcnt == VEN+VFP-1)
                           vs \le 1;
                           \quad \text{end} \quad
```

```
 \begin{array}{l} {\rm assign} \ \ {\rm hen} = \ {\rm hcnt} \\ {\rm HEN}; \\ {\rm assign} \ \ {\rm ven} = \ {\rm vcnt} \\ {\rm VEN}; \\ {\rm end module} \\ \end{array}
```

4.2.3 顶层模块

```
{\it `timescale~1ns~/~1ps}
// Company:
// Engineer:
// Create Date: 28.11.2021 16:45:16
// Design Name:
// Module Name: test
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
// Revision:
// Revision 0.01- File Created
// Additional Comments:
module test(input clk,
          rstn,
          output reg[11:0] prgb,
          output hs,
          output vs);
   wire hen, ven;
   DIR \ dir(.clk(clk),.pclk(pclk));
   V\!DT\ vdt(.\,pclk(pclk)\,,.\,rstn(rstn)\,,.\,hen(hen)\,,.\,ven(ven)\,,.\,hs(hs)\,,.\,vs(vs));
   always @(*) begin
       if (hen&&ven)
          prgb <= 12'hfff;
       else
          \operatorname{prgb} \mathrel{<=} 0\,;
   end
endmodule
```

4.3 RTL 分析




图 2: RTL 分析电路图

4.4 约束文件

```
## This file is a general .xdc for the Nexys4 DDR Rev. C
## To use it in a project:
##- uncomment the lines corresponding to used pins
##- rename the used ports (in each line, after get_ports) according to the top level signal names in the project
## Clock signal
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk}];
##Switches
#set_property -dict { PACKAGE_PIN J15
                                               \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\verb"get_ports" \{ \ SW[0] \ \}]; \ \#\hbox{\tt IO\_L24N\_T3\_RS0\_15\ Sch=sw}[0] 
#set_property -dict { PACKAGE_PIN L16
                                              \verb|IOSTANDARD| LVCMOS33| [get\_ports { SW[1] }]; \#|O\_L3N\_T0\_DQS\_EMOCLK\_14| Sch=sw[1]
#set_property -dict { PACKAGE_PIN M13
                                              \verb|IOSTANDARD| \ LVCMOS33| \ [get\_ports \ \{ \ SW[2] \ \}]; \ \#|O\_L6N\_T0\_D08\_VREF\_14 \ Sch=sw[2]
#set_property -dict { PACKAGE_PIN R15
                                              \verb|IOSTANDARD| LVCMOS33| [get\_ports { SW[3]} ]; \#|IO\_L13N\_T2\_MRCC\_14| Sch=sw[3]
#set_property -dict { PACKAGE_PIN R17
                                              \verb|IOSTANDARD| LVCMOS33| [get\_ports { SW[4] }]; \#|O\_L12N\_T1\_MRCC\_14 Sch=sw[4]|
                                              {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\ SW[5]\ \}];\ \#{\tt IO\_L7N\_T1\_D10\_14\ Sch=sw[5]}
#set_property -dict { PACKAGE_PIN T18
#set_property -dict { PACKAGE_PIN U18
                                                \hbox{IOSTANDARD LVCMOS33 } \ [\ {\rm get\_ports} \ \{ \ SW[6] \ \ \}]; \ \# \hbox{IO\_L17N\_T2\_A13\_D29\_14 Sch=sw} \ [6] 
#set_property -dict { PACKAGE_PIN R13
                                               \hbox{IOSTANDARD LVCMOS33 } \ [ \hbox{get\_ports } \{ \ SW[7] \ \} ]; \ \# \hbox{IO\_L5N\_T0\_D07\_14 Sch=sw} [7] 
#set_property -dict { PACKAGE_PIN T8
                                               IOSTANDARD LVCMOS18 } [get_ports { SW[8] }]; #IO_L24N_T3_34 Sch=sw[8]
#set_property -dict { PACKAGE PIN U8
                                              IOSTANDARD LVCMOS18 } [get_ports { SW[9] }]; #IO_25_34 Sch=sw[9]
                                              {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;SW[10]\;\;\}];\;\#\!IO\_L15P\_T2\_DQS\_RDWR\_B\_14\;Sch\!\!=\!\!sw[10]}
#set property -dict { PACKAGE PIN R16
#set_property -dict { PACKAGE_PIN T13
                                              IOSTANDARD LVCMOS33 } [get_ports { SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
                                               IOSTANDARD LVCMOS33 } [get_ports { SW[12] }]; #IO_L24P_T3_35 Sch=sw[12]
#set_property -dict { PACKAGE_PIN H6
                                               \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \ \{\ \texttt{SW[13]}\ \ \}]; \ \#\texttt{IO\_L20P\_T3\_A08\_D24\_14\ Sch=sw[13]} 
#set property -dict { PACKAGE PIN U12
#set_property -dict { PACKAGE_PIN U11
                                                \hbox{IOSTANDARD LVCMOS33 } \ [\hbox{get\_ports } \{ \ SW[14] \ \}]; \ \#\hbox{IO\_L19N\_T3\_A09\_D25\_VREF\_14 Sch=sw} [14] \\
#set_property -dict { PACKAGE_PIN V10
                                              IOSTANDARD LVCMOS33 } [get_ports { SW[15] }]; #IO_L21P_T3_DQS_14 Sch=sw[15]
## LEDs
#set_property -dict { PACKAGE_PIN H17
                                              {\tt IOSTANDARD\;LVCMOS33}\;\}\;\;[{\tt get\_ports}\;\;\{\;{\tt LED[0]}\;\;\}];\; \#{\tt IO\_L18P\_T2\_A24\_15\;\;Sch=led\,[0]}
#set_property -dict { PACKAGE_PIN K15
                                               \hbox{\it IOSTANDARD LVCMOS33} \ \ [\hbox{\it get\_ports} \ \ \{ \ \hbox{\it LED[1]} \ \ \}]; \ \#\hbox{\it IO\_L24P\_T3\_RS1\_15} \ \ \hbox{\it Sch=led[1]} 
#set_property -dict { PACKAGE_PIN J13
                                              {\tt IOSTANDARD\ LVCMOS33\ }\ [{\tt get\_ports\ }\{\ {\tt LED[2]\ }\}];\ \#{\tt IO\_L17N\_T2\_A25\_15\ Sch=led\ }[2]
#set_property -dict { PACKAGE_PIN N14
                                              {\tt IOSTANDARD\ LVCMOS33\ }\ [{\tt get\_ports\ }\{\ {\tt LED[3]\ }\}];\ {\it \#IO\_L8P\_T1\_D11\_14\ Sch=led\ }[3]
#set_property -dict { PACKAGE_PIN R18
                                              \verb|IOSTANDARD| LVCMOS33| [get\_ports { LED[4] }]; \#|O\_L7P\_T1\_D09\_14 \; Sch=led[4]
#set_property -dict { PACKAGE_PIN V17
                                               IOSTANDARD LVCMOS33 } [get_ports { LED[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
#set_property -dict { PACKAGE_PIN U17
                                               \hbox{\tt IOSTANDARD\,LVCMOS33~} \ \ [\texttt{get\_ports} \ \ \{ \ \ \texttt{LED[6]} \ \ \}]; \ \ \#\texttt{O\_L17P\_T2\_A14\_D30\_14\ Sch=led[6]}
```

```
#set_property -dict { PACKACE_PIN U16 | IOSTANDARD LVCMOS33 } [get_ports { LED[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
#set_property -dict { PACKAGE_PIN V16
                                                         \verb|IOSTANDARD| \ LVCMOS33| \ [ \texttt{get\_ports} \ \{ \ LED[8] \ \} ]; \ \#IO\_L16N\_T2\_A15\_D31\_14 \ Sch=led \ [8]
#set_property -dict { PACKAGE_PIN T15
                                                         \verb|IOSTANDARD LVCMOS33| [get\_ports { LED[9] }]; \#|O\_L14N\_T2\_SRCC\_14 Sch=led[9]
#set_property -dict { PACKAGE_PIN U14
                                                          \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ \mathtt{LED}[10]\ \}];\ \#\mathtt{IO\_L22P\_T3\_A05\_D21\_14\ Sch=led}\ [10] 
#set_property -dict { PACKAGE_PIN T16
                                                         {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\ \tt{LED}[11]\ \ \}];\ \#\tt{IO\_L15N\_T2\_DQS\_DOUT\_CSO\_B\_14\ Sch=led}\ [11]
#set_property -dict { PACKAGE_PIN V15
                                                          {\tt IOSTANDARD\ LVCMOS33\ }\ [{\tt get\_ports\ }\{\ {\tt LED[12]\ }\}];\ \#{\tt IO\_L16P\_T2\_CSI\_B\_14\ Sch=led}\ [12]
#set_property -dict { PACKAGE_PIN V14
                                                           \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \ \{\ \texttt{LED}[13]\ \ \}]; \ \# \hbox{\tt IO\_L22N\_T3\_A04\_D20\_14\ Sch=led}\ [13] 
                                                           \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \ \{\ \texttt{LED}[14]\ \ \}]; \ \ \#\texttt{IO\_L20N\_T3\_A07\_D23\_14\ Sch=led}\ [14] 
#set property -dict { PACKAGE PIN V12
#set_property -dict { PACKAGE_PIN V11
                                                           \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \ \{\ \texttt{LED}[15]\ \ \}]; \ \ \#\texttt{O\_L2IN\_T3\_DQS\_A06\_D22\_14\ Sch=led} \ [15] 
#set_property -dict { PACKAGE_PIN R12
                                                          \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ \texttt{LED16\_B}\ \}];\ \# \hbox{\tt IO\_L5P\_T0\_D06\_14\ Sch=led16\_b} 
#set_property -dict { PACKAGE_PIN M16
                                                          \verb|IOSTANDARD| LVCMOS33| [get\_ports { LED16\_G }]; \#|IO\_L10P\_T1\_D14\_14 Sch=|ed16\_g|
#set_property -dict { PACKAGE_PIN N15
                                                         IOSTANDARD LVCMOS33 } [get_ports { LED16_R }]; #IO_L11P_T1_SRCC_14 Sch=led16_r
                                                          {\tt IOSTANDARD\;LVCMOS33\;} \ [\tt{get\_ports}\; \{\; \tt{LED17\_B}\; \}]; \ \#\tt{O\_L15N\_T2\_DQS\_ADV\_B\_15\; Sch=led17\_b}
#set_property -dict { PACKAGE_PIN G14
#set property -dict { PACKAGE PIN R11
                                                         IOSTANDARD LVCMOS33 } [get_ports { LED17 G }]; #IO 0 14 Sch=led17 g
#set_property -dict { PACKAGE_PIN N16
                                                         IOSTANDARD LVCMOS33 } [get_ports { LED17_R }]; #IO_L11N_T1_SRCC_14 Sch=led17_r
##7 segment display
#set_property -dict { PACKAGE_PIN T10
                                                         {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;CA\;\}];\;\#IO\_L24N\_T3\_A00\_D16\_14\;Sch=ca}
#set_property -dict { PACKAGE_PIN R10
                                                          #set_property -dict { PACKAGE_PIN K16
                                                         #set_property -dict { PACKAGE_PIN K13
                                                          #set_property -dict { PACKAGE_PIN P15
                                                          IOSTANDARD LVCMOS33 } [get_ports { CE }]; #IO_L13P_T2_MRCC_14 Sch=ce
#set property -dict { PACKAGE PIN T11
                                                          IOSTANDARD LVCMOS33 } [get_ports { CF }]; #IO_L19P_T3_A10_D26_14 Sch=cf
#set_property -dict { PACKAGE_PIN L18
                                                          {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;CG\;\}];\;\#{\tt IO\_L4P\_T0\_D04\_14\;Sch=cg}}
#set_property -dict { PACKAGE_PIN H15 | IOSTANDARD LVCMOS33 } [get_ports { DP }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
                                                         IOSTANDARD LVCMOS33 } [get_ports { AN[0] }]; #IO_L23P_T3_FOE_B_15 Sch=an[0]
#set property -dict { PACKAGE PIN J17
#set_property -dict { PACKAGE_PIN J18
                                                         IOSTANDARD LVCMOS33 } [get_ports { AN[1] }]; #IO_L23N_T3_FWE_B_15_Sch=an[1]
#set property -dict { PACKAGE PIN T9
                                                          {\tt IOSTANDARD\ LVCMOS33\ }\ [{\tt get\_ports\ }\{\ {\tt AN[2]\ }\}];\ \#{\tt IO\_L24P\_T3\_A01\_D17\_14\ Sch=an[2]}
                                                         {\tt IOSTANDARD\,LVCMOS33~\}~[get\_ports~\{~AN[3]~\}];~\#IO\_L19P\_T3\_A22\_15~Sch=an[3]}
#set property -dict { PACKAGE PIN J14
#set_property -dict { PACKAGE_PIN P14
                                                         \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports\ }\{\ AN[4]\ \ \}];\ \#O\_L8N\_T1\_D12\_14\ Sch=an[4]
#set_property -dict { PACKAGE_PIN T14
                                                         \verb|IOSTANDARD LVCMOS33| [get\_ports { AN[5] }]; \#IO\_L14P\_T2\_SRCC\_14 Sch=an[5]
#set_property -dict { PACKAGE_PIN K2
                                                          \verb|IOSTANDARD| \ LVCMOS33 \ \} \ \ [\texttt{get\_ports} \ \{ \ AN[6] \ \ \}]; \ \#O\_L23P\_T3\_35 \ \ Sch=an[6]
#set_property -dict { PACKAGE_PIN U13
                                                          \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ AN[7]\ \ \}]; \ \# \hbox{\tt IO\_L23N\_T3\_A02\_D18\_14\ Sch=an} \ [7] 
##Buttons
set\_property-dict \ \{ \ PACKACE\_PIN \ C12 \quad IOSTANDARD \ LVCMOS33 \ \} \ [get\_ports \ \{ \ rstn \ \}]; \ \#O\_L3P\_T0\_DQS\_AD1P\_15 \ Sch=cpu\_resetn \ Annual Constraints \ Annual Cons
#set_property -dict { PACKAGE_FIN N17 | IOSTANDARD LVCMOS33 } [get_ports { BINC }]; #IO_L9P_T1_DQS_14 Sch=btnc
#set_property -dict { PACKAGE_PIN M18
                                                         #set_property -dict { PACKAGE_PIN P17
                                                         IOSTANDARD LVCMOS33 } [get_ports { BINL }]; #IO_L12P_T1_MRCC_14 Sch=btnl
#set_property -dict { PACKAGE_PIN M17
                                                         \hbox{\tt IOSTANDARD\,LVCMOS33~} \ \ [\texttt{get\_ports} \ \{ \ \texttt{BINR} \ \}]; \ \#\texttt{O\_L10N\_T1\_D15\_14} \ \ \texttt{Sch=btnr}
#set_property -dict { PACKAGE_PIN P18
                                                         IOSTANDARD LVCMOS33 } [get_ports { BIND }]; #IO_L9N_T1_DQS_D13_14 Sch=btnd
##Pmod Headers
##Pmod Header JA
\#set\_property-dict \ \{ \ PACKAGE\_FIN \ C17 \quad IOSTANDARD \ LVCMOS33 \ \} \ [get\_ports \ \{ \ JA[1] \ \}]; \ \#O\_L20N\_T3\_A19\_15 \ Sch=ja[1] \ \}
#set_property -dict { PACKAGE_PIN D18 | IOSTANDARD LVCMOS33 } [get_ports { JA[2] }]; #O_L21N_T3_DQ$_A18_15 Sch=ja[2]
#set_property -dict { PACKAGE_PIN E18
                                                          \hbox{IOSTANDARD LVCMOS33 } \ [\hbox{get\_ports } \{ \ \hbox{JA[3]} \ \}]; \ \#\hbox{O\_L21P\_T3\_DQS\_15 Sch=ja[3]} 
#set_property -dict { PACKAGE_PIN G17
                                                         {\tt IOSTANDARD\;LVCMOS33}~~ [~{\tt get\_ports}~~ \{~{\tt JA[4]}~~\}]; ~~ \#O\_L18N\_T2\_A23\_15~ Sch={\tt ja[4]}
                                                          {\tt IOSTANDARD\;LVCMOS33}\;\; \{\;\; [{\tt get\_ports}\;\; \{\;\; {\tt JA[7]}\;\; \}];\; \#{\tt IO\_L16N\_T2\_A27\_15}\;\; {\tt Sch=ja[7]}
#set_property -dict { PACKAGE_PIN D17
#set_property -dict { PACKAGE_PIN E17
                                                          {\tt IOSTANDARD\;LVCMOS33}\;\}\;\;[{\tt get\_ports}\;\;\{\;\;{\tt JA[8]}\;\;\}];\; \#{\tt IO\_L16P\_T2\_A28\_15\;\;Sch=ja[8]}
#set_property -dict { PACKAGE_PIN F18
                                                          IOSTANDARD LVCMOS33 } [get_ports { JA[9] }]; #IO_L22N_T3_A16_15 Sch=ja[9]
#set_property -dict { PACKAGE_PIN G18
                                                         IOSTANDARD LVCMOS33 } [get_ports { JA[10] }]; #IO_L22P_T3_A17_15 Sch=ja[10]
##Pmod Header JB
#set_property -dict { PACKAGE_PIN D14 | IOSTANDARD LVCMOS33 } [get_ports { JB[1] }]; #IO_L1P_T0_AD0P_15 Sch=jb[1]
                                                         \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [\verb"get_ports" \{\ JB[2]\ \}]; \ \#\hbox{\tt IO\_L14N\_T2\_SRCC\_15\ Sch=jb} \ [2]
#set_property -dict { PACKAGE_PIN F16
#set_property -dict { PACKAGE_PIN G16
                                                         \verb|IOSTANDARD| LVCMOS33| | [get\_ports { JB[3] }]; \#|O\_L13N\_T2\_MRCC\_15 Sch=jb[3]
#set_property -dict { PACKAGE_PIN H14
                                                         {\tt IOSTANDARD\;LVCMOS33}~\}~[{\tt get\_ports}~\{~{\tt JB[4]}~\}];~\#{\tt IO\_L15P\_T2\_DQS\_15\;Sch=jb\,[4]}
#set_property -dict { PACKAGE_PIN E16
                                                          \verb|IOSTANDARD| LVCMOS33| est_ports { JB[7] }]; \# O\_L11N\_T1\_SRCC\_15 Sch=jb[7]
#set_property -dict { PACKAGE_PIN F13
                                                          \hbox{IOSTANDARD LVCMOS33 } \ [\hbox{get\_ports \{ JB[8] \}}]; \ \#\hbox{O\_L5P\_T0\_AD9P\_15 Sch=jb[8]} 
#set_property -dict { PACKAGE_PIN G13
                                                          {\tt IOSTANDARD\; LVCMOS33} } [get_ports { JB[9] }]; #IO_0_15 Sch=jb[9]
#set_property -dict { PACKAGE_PIN H16
                                                         {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\ JB[10]\ \}];\ \#\!IO\_L13P\_T2\_MRCC\_15\ Sch=jb\,[10]
##Pmod Header JC
#set_property -dict { PACKAGE_PIN K1
                                                          {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\ JC[1]\ \}];\ \#IO\_L23N\_T3\_35\ Sch=jc[1]
#set_property -dict { PACKAGE_PIN F6
                                                         IOSTANDARD LVCMOS33 } [get_ports { JC[2] }]; #IO_L19N_T3_VREF_35 Sch=jc[2]
```

```
#set_property -dict { PACKAGE_PIN J2
                                           #set_property -dict { PACKAGE_PIN G6
                                           #set_property -dict { PACKAGE_PIN E7
                                           #set_property -dict { PACKAGE_PIN J3
                                            \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \ \{\ \ \texttt{JC[8]}\ \ \}]; \ \#\texttt{IO\_L22P\_T3\_35\ Sch=jc[8]} 
#set_property -dict { PACKAGE_PIN J4
                                           \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [\verb|get_ports|\ \{\>| JC[9]\>\>\}];\ \#\hbox{\tt IO\_L21P\_T3\_DQS\_35\ Sch=jc}[9]
#set_property -dict { PACKAGE_PIN E6
                                           \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports\ }\{\ JC[10]\ \}];\ \hbox{\tt\#IO\_L5P\_T0\_AD13P\_35\ Sch=jc}\ [10]
##Pmod Header JD
#set_property -dict { PACKAGE_PIN H4
                                            \hbox{IOSTANDARD LVCMOS33 } \ [ \hbox{get\_ports } \{ \ \hbox{JD[1]} \ \} ]; \ \#\hbox{O\_L21N\_T3\_DQS\_35 Sch=jd[1]} 
#set_property -dict { PACKAGE_PIN H1
                                           {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;JD[2]\;\;\}];\;\#\!IO\_L17P\_T2\_35\;Sch\!=\!jd\,[2]}
#set_property -dict { PACKAGE_PIN G1
                                           IOSTANDARD LVCMOS33 } [get_ports { JD[4] }]; #IO_L20N_T3_35 Sch=jd[4]
#set_property -dict { PACKAGE_PIN G3
#set property -dict { PACKAGE PIN H2
                                            \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ \mathtt{JD[7]}\ \}]; \ \#\mathtt{IO\_L15P\_T2\_DQS\_35\ Sch=jd}\ [\texttt{7}] 
#set_property -dict { PACKAGE_PIN G4
                                           #set_property -dict { PACKAGE PIN G2
                                            \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ \mathtt{JD[9]}\ \}];\ \#\mathtt{IO\_L15N\_T2\_DQS\_35\ Sch=jd}\ [9] 
                                           \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports\ }\{\ JD[10]\ \}];\ \#\hbox{\tt IO\_L13N\_T2\_MRCC\_35\ Sch=jd}[10]
#set_property -dict { PACKAGE_PIN F3
##Pmod Header JXADC
#set_property -dict { PACKAGE_PIN A13 IOSTANDARD LVDS
                                                                 \label{eq:cont_ports} $$ [ get\_ports { XA_P[1] } ]; $\#O_L9P_T1_DQS_AD3P_15 Sch=xa_p[1] $$ $$
                                                                 #set_property -dict { PACKAGE_PIN A16 IOSTANDARD LVDS
#set_property -dict { PACKAGE_PIN A15 | IOSTANDARD LVDS
                                                                 } [get_ports { XA_P[2] }]; #IO_L8P_T1_AD10P_15 Sch=xa_p[2]
#set_property -dict { PACKAGE_PIN B17
                                           IOSTANDARD LVDS
                                                                 } [get_ports { XA_N[3] }]; #IO_L7N_T1_AD2N_15 Sch=xa_n[3]
#set_property -dict { PACKAGE_PIN B16 | IOSTANDARD LVDS
                                                                 } [get_ports { XA_P[3] }]; #IO_L7P_T1_AD2P_15 Sch=xa_p[3]
#set_property -dict { PACKAGE_PIN A18
                                           IOSTANDARD LVDS
                                                                 } [get_ports { XA_N[4] }]; #IO_L10N_T1_AD11N_15 Sch=xa_n[4]
#set_property -dict { PACKAGE_PIN B18 IOSTANDARD LVDS
                                                                 } [get_ports { XA_P[4] }]; #IO_L10P_T1_AD11P_15 Sch=xa_p[4]
##VGA Connector
set property -dict { PACKAGE PIN A3
                                         IOSTANDARD LVCMOS33 } [get_ports { prgb[0] }]; #IO_L8N_T1_AD14N_35 Sch=vga_r[0]
set_property -dict { PACKAGE PIN B4
                                          \verb|IOSTANDARD| LVCMOS33| [get\_ports { prgb[1] }]; \#|O\_L7N\_T1\_AD6N\_35 Sch=vga\_r[1]|
set_property -dict { PACKAGE_PIN C5
                                          \verb|IOSTANDARD LVCMOS33| est_ports { prgb[2] }]; \#|O\_L1N\_T0\_AD4N\_35 Sch=vga\_r[2]
set_property -dict { PACKAGE_PIN A4
                                          \hbox{\it IOSTANDARD LVCMOS33} \ \ [\ {\rm get\_ports} \ \ \{ \ \ {\rm prgb} \ [3] \ \ \}]; \ \# \hbox{\it IO\_L8P\_T1\_AD14P\_35 Sch=vga\_r} \ [3]
set_property -dict { PACKAGE_PIN C6
                                          \verb|IOSTANDARD LVCMOS33| [get\_ports { prgb[4] }]; \#O\_LlP\_T0\_AD4P\_35 Sch=vga\_g[0]|
set_property -dict { PACKAGE_PIN A5
                                           \hbox{\tt IOSTANDARD\,LVCMOS33~} \ [\ {\tt get\_ports} \ \left\{ \ \ {\tt prgb} \left[ 5 \right] \ \right\}]; \ \# \hbox{\tt IO\_L3N\_T0\_DQS\_AD5N\_35~Sch=vga\_g} [1] 
set_property -dict { PACKAGE_PIN B6
                                          set_property -dict { PACKAGE_PIN A6
                                           \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ \texttt{prgb}[7]\ \}]; \ \# \hbox{\tt IO\_L3P\_T0\_DQS\_AD5P\_35\ Sch=vga\_g}[3] 
                                          \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [{\tt get\_ports\ }\{\ {\tt prgb[8]\ }\}];\ \# \hbox{\tt IO\_L2P\_T0\_AD12P\_35\ Sch=vga\_b[0]}
set_property -dict { PACKAGE_PIN B7
set_property -dict { PACKAGE_PIN C7
                                          \verb|IOSTANDARD| \ LVCMOS33 \ \} \ [\texttt{get\_ports} \ \{ \ \texttt{prgb}[9] \ \}]; \ \# \texttt{IO\_L4N\_T0\_35} \ \ \texttt{Sch=vga\_b}[1]
set_property -dict { PACKAGE_PIN D7
                                          set_property -dict { PACKAGE_PIN D8
                                          {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports\ }\{\ prgb[11]\ \}];\ \#{\tt IO\_L4P\_T0\_35\ Sch=vga\_b[3]}
set_property -dict { PACKACE_PIN B11
                                         IOSTANDARD LVCMOS33 } [get_ports { hs}]; #IO_L4P_T0_15 Sch=vga_hs
set_property -dict { PACKAGE_PIN B12 | IOSTANDARD LVCMOS33 } [get_ports { vs}]; #O_L3N_T0_DQS_ADIN_15 Sch=vga_vs
##Micro SD Connector
#set_property -dict { PACKAGE_PIN E2
                                           IOSTANDARD LVCMOS33 } [get_ports { SD_RESET }]; #IO_L14P_T2_SRCC_35 Sch=sd_reset
#set_property -dict { PACKAGE_PIN A1
                                           {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;SD\_CD\;\;\}];\;\#{\tt IO\_L9N\_T1\_DQS\_AD7N\_35\;Sch=sd\_cd}}
#set_property -dict { PACKAGE_PIN B1
                                           {\tt IOSTANDARD\;LVCMOS33\;} \ [\texttt{get\_ports}\; \{\; \texttt{SD\_SCK}\; \}]; \; \# \texttt{IO\_L9P\_T1\_DQS\_AD7P\_35}\; \texttt{Sch=sd\_sck}
#set_property -dict { PACKAGE_PIN C1
                                           \verb|IOSTANDARD LVCMOS33| $$ [get\_ports { SD_CMD }]; \#O_L16N_T2\_35 Sch=sd\_cmd
#set_property -dict { PACKAGE_PIN C2
                                           \verb|IOSTANDARD| \ LVCMOS33 \ \} \ [\verb|get_ports| \ \{ \ SD\_DAT[0] \ \}]; \ \#IO\_L16P\_T2\_35 \ Sch=sd\_dat[0]
#set_property -dict { PACKAGE_PIN E1
                                           \verb|IOSTANDARD| LVCMOS33| [get\_ports { SD\_DAT[1] }]; \#|O\_L18N\_T2\_35| Sch=sd\_dat[1]|
#set_property -dict { PACKAGE_PIN F1
                                           \verb|IOSTANDARD| \ LVCMOS33| \ [get\_ports \ \{ \ SD\_DAT[2] \ \}]; \ \#IO\_L18P\_T2\_35 \ Sch=sd\_dat[2]
#set_property -dict { PACKAGE_PIN D2
                                           {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\ SD\_DAT[3]\ \}];\ \#\!IO\_L14N\_T2\_SRCC\_35\ Sch=\!sd\_dat[3]
##Accelerometer
#set_property -dict { PACKAGE_PIN F14
                                           {\tt IOSTANDARD\;LVCMOS33}\;\; [\; {\tt get\_ports}\;\; \{\;\; {\tt ACL\_MOSI}\;\; \}];\;\; \#{\tt IO\_L5N\_T0\_AD9N\_15\;\;Sch=acl\_mosi}
                                           IOSTANDARD LVCMOS33 } [get_ports { ACL_SCIK }]; #IO_L14P_T2_SRCC_15 Sch=acl_sclk
#set property -dict { PACKAGE PIN F15
#set property -dict { PACKAGE PIN D15
                                          \hbox{\tt IOSTANDARD\,LVCMOS33~} \ [\texttt{get\_ports} \ \{ \ ACL\_CSN \ \}]; \ \#O\_L12P\_T1\_MRCC\_15 \ Sch=acl\_csn
                                            \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \ \{\ \ \ ACL\_INT[1]\ \ \}];\ \#IO\_L2P\_T0\_AD8P\_15\ \ Sch=acl\_int[1]
#set_property -dict { PACKAGE_PIN B13
#set_property -dict { PACKAGE_PIN C16
                                           \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \ \{\ \ ACL\_INT[2]\ \ \}]; \ \#IO\_L20P\_T3\_A20\_15\ \ Sch=acl\_int[2] 
##Temperature Sensor
#set_property -dict { PACKAGE_PIN C14
                                           {\tt IOSTANDARD\;LVCMOS33\;} \ [\tt{get\_ports}\ \{\; TMP\_SCL\ \}]; \ \#{\tt IO\_LIN\_T0\_AD0N\_15\;Sch=tmp\_scl}
#set_property -dict { PACKAGE_PIN C15
                                           \verb|IOSTANDARD| LVCMOS33| [get\_ports { TMP\_SDA}]; \#|IO\_L12N\_T1\_MRCC\_15 Sch=tmp\_sda|
#set_property -dict { PACKAGE_PIN D13
                                           \verb|IOSTANDARD| LVCMOS33| $ [ \texttt{get\_ports} \ \{ \ \texttt{TMP\_INT} \ \} ]; \ \# \texttt{IO\_L6N\_T0\_VREF\_15} \ Sch=\texttt{tmp\_int} \\
                                           {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\ TMP\_CT\ \}];\ \#{\tt IO\_L2N\_T0\_AD8N\_15\ Sch=tmp\_ct}
#set property -dict { PACKAGE PIN B14
##Omnidirectional Microphone
#set_property -dict { PACKAGE_PIN J5 | IOSTANDARD LVCMOS3 } [get_ports { M_CIK }]; #IO_25_35 Sch=m_clk
```

实 验 报 告

11 系 20 级 3 班

郭耸霄 PB20111712

2021年11月29日

```
#set_property -dict { PACKAGE_PIN H5
                                             IOSTANDARD LVCMOS33 } [get_ports { M_DATA }]; #IO_L24N_T3_35 Sch=m_data
#set_property -dict { PACKAGE_PIN F5
                                             {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;M\_LRSEL\;\}];\;\#IO\_0\_35\;Sch\!\!=\!\!m\_lrsel}
##WM Audio Amplifier
#set_property -dict { PACKAGE_PIN A11
                                             \hbox{\hbox{$\it IOSTANDARD LVCMOS33} } \ [\hbox{$\it get\_ports} \ \{ \hbox{$\it ALD\_PWM} \ \}]; \ \#\hbox{$\it O\_L4N\_T0\_15 Sch=aud\_pwm}
#set_property -dict { PACKAGE_PIN D12
                                             \verb|IOSTANDARD| \ LVCMOS33 \ \} \ [ \texttt{get\_ports} \ \{ \ AUD\_SD \ \} ]; \ \#IO\_L6P\_T0\_15 \ Sch=aud\_sd
##USB-RS232 Interface
#set_property -dict { PACKAGE_PIN C4
                                             IOSTANDARD LVCMOS33 } [get_ports { UART_TXD_IN }]; #IO_L7P_T1_AD6P_35 Sch=uart_txd_in
                                             IOSTANDARD LVCMOS33 } [get_ports { UART_RXD_OUT }]; #IO_L11N_T1_SRCC_35 Sch=uart_rxd_out
#set_property -dict { PACKAGE_PIN D4
#set property -dict { PACKAGE PIN D3
                                             IOSTANDARD LVCMOS33 } [get ports { UART CIS }]; #IO L12N T1 MRCC 35 Sch=uart cts
#set_property -dict { PACKAGE_PIN E5
                                             \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports\ }\{\ UART\_RIS\ \}];\ \#O\_L5N\_T0\_AD13N\_35\ Sch=uart\_rts
##USB HID (PS/2)
#set_property -dict { PACKAGE_PIN F4
                                             {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;PS2\_CLK\;\;\}];\;\#O\_L13P\_T2\_MRCC\_35\;Sch=ps2\_clk\;}
#set_property -dict { PACKAGE_PIN B2
                                             {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;PS2\_DATA\;\;\}];\;\#IO\_L10N\_T1\_AD15N\_35\;Sch=ps2\_data}
##SMSC Ethernet PHY
                                             #set_property -dict { PACKAGE_PIN C9
#set_property -dict { PACKAGE_PIN A9
                                              IOSTANDARD LVCMOS33 } [get_ports { EIH_MDIO }]; #IO_L14N_T2_SRCC_16 Sch=eth_mdio
                                             \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [\verb"get_ports" \{\ EIH\_RSIN\ \}];\ \#O\_L10P\_T1\_AD15P\_35\ Sch=eth\_rstn
#set_property -dict { PACKAGE_PIN B3
#set_property -dict { PACKAGE_PIN D9
                                             \verb|IOSTANDARD| LVCMOS33| [get\_ports { EIH\_CRSDV }]; \#IO\_L6N\_T0\_VREF\_16 Sch=eth\_crsdv|
#set_property -dict { PACKAGE_PIN C10
                                             IOSTANDARD LVCMOS33 } [get_ports { EIH_RXERR }]; #IO_L13N_T2_MRCC_16 Sch=eth_rxerr
                                             IOSTANDARD LVCMOS33 } [get_ports { EIH_RXD[0] }]; #IO_L13P_T2_MRCC_16 Sch=eth_rxd[0]
#set property -dict { PACKAGE PIN C11
                                             IOSTANDARD LVCMOS33 } [get_ports { EIH_RXD[1] }]; #IO_L19N_T3_VREF_16 Sch=eth_rxd[1]
#set_property -dict { PACKAGE_PIN D10
                                             \verb|IOSTANDARD| \ LVCMOS33 \ \} \ [get\_ports \ \{ \ EIH\_TXEN \ \}]; \ \#O\_L11N\_T1\_SRCC\_16 \ Sch=eth\_txen
#set_property -dict { PACKAGE_PIN B9
                                             \verb|IOSTANDARD| LVCMOS33| [get\_ports { EIH\_TXD[0] }]; \#IO\_L14P\_T2\_SRCC\_16 Sch=eth\_txd[0]
#set_property -dict { PACKAGE_PIN A10
                                             \verb|IOSTANDARD| LVCMOS33| est_ports| \{ EIH\_TXD[1] \} | \#O\_L12N\_T1\_MRCC\_16 \\ Sch=eth\_txd[1] \\
#set_property -dict { PACKAGE_PIN A8
#set_property -dict { PACKAGE_PIN D5
                                             \verb|IOSTANDARD LVCMOS33| $$ [get\_ports { EIH\_REFCLK }]; $$\#O\_L11P\_T1\_SRCC\_35 Sch=eth\_refclk $$ $$
#set_property -dict { PACKAGE_PIN B8
                                              \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports\ } \{\ \texttt{EIH\_ININ\ }\}]; \ \# \hbox{\tt IO\_L12P\_T1\_MRCC\_16\ Sch=eth\_intn} 
##Quad SPI Flash
#set_property -dict { PACKAGE_PIN K17
                                             \verb|IOSTANDARD| LVCMOS33| [get\_ports { QSPI\_DQ[0] }]; \#|O\_L1P\_T0\_D00\_MOSI\_14 Sch=qspi\_dq[0]|
                                              \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \{\ QSPI\_DQ[1]\ \ \}]; \ \#IO\_LIN\_T0\_D01\_DIN\_14\ Sch=qspi\_dq[1] 
#set_property -dict { PACKAGE_PIN K18
#set_property -dict { PACKAGE_PIN L14
                                             {\tt IOSTANDARD\ LVCMOS33\ }\ [{\tt get\_ports}\ \{\ QSPI\_DQ[2]\ \}];\ \#{\tt IO\_L2P\_T0\_D02\_14\ Sch=qspi\_dq[2]}
#set_property -dict { PACKAGE_PIN M14
                                              \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ QSPI\_DQ[3]\ \}]; \ \#\!IO\_L2N\_T0\_D03\_14\ Sch=qspi\_dq[3] 
#set_property -dict { PACKAGE_PIN L13
                                             {\tt IOSTANDARD\;LVCMOS33}~ \{~\tt get\_ports~ \{~\tt QSPI\_CSN~\}]; ~\#\tt O\_L6P\_T0\_FCS\_B\_14~Sch=qspi\_csn~
```

2021年11月29日

4.5 综合设计




图 3: 综合设计电路图

4.6 电路资源使用情况

Copyright 1986—2019 Xilinx, Inc. All Rights Reserved.

| Tool Version : Vivado v.2019.1 (win
64) Build 2552052 Fri May 24 14:49:42 MDT 2019

| Date : Sun Nov 28 17:36:29 2021

| Host : DESKTOP-DMMMLO running 64—bit major release (build 9200)

 $| \ \ Command \\ | \ \ cport_utilization_file \ \ test_utilization_synth.rpt \ -pb \ \ test_utilization_synth.pb$

| Design : test | Device : 7a100tcsg324-1 | Design State : Synthesized

Utilization Design Information

Table of Contents

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists
- 1. Slice Logic

| + | | | | + |
|-----------------------|------|-------|-----------|-------|
| Site Type | Used | Fixed | Available | Util% |
| + | | | | + |
| Slice LUTs* | 42 | 0 | 63400 | 0.07 |
| LUT as Logic | 42 | 0 | 63400 | 0.07 |
| LUΓ as Memory | 0 | 0 | 19000 | 0.00 |
| Slice Registers | 26 | 0 | 126800 | 0.02 |
| Register as Flip Flop | 26 | 0 | 126800 | 0.02 |
| Register as Latch | 0 | 0 | 126800 | 0.00 |
| F7 Muxes | 0 | 0 | 31700 | 0.00 |
| F8 Muxes | 0 | 0 | 15850 | 0.00 |

11 系 20 级 3 班

郭耸霄 PB20111712

2021年11月29日

* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.

1.1 Summary of Registers by Type

| + | I | L | l |
|-------|--------------|-------------|--------------|
| Total | Clock Enable | Synchronous | Asynchronous |
| 0 | _ | - | - |
| 0 | _ | - | Set |
| 0 | _ | - | Reset |
| 0 | _ | Set | |
| 0 | _ | Reset | |
| 0 | Yes | - | |
| 0 | Yes | - | Set |
| 0 | Yes | - | Reset |
| 13 | Yes | Set | - |
| 13 | Yes | Reset | |
| + | · | | l |

2. Memory

| Site Type | Used | Fixed | Available | Util% |
|--|-----------------|-------------|-------------------|-------|
| Block RAM Tile RAMB36/FIFO* RAMB18 | 0 0 0 | 0 0 0 | 135 135 270 | 0.00 |
| | | | | |

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1.

However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMBISE1

3. DSP

| Site Type | Used | Fixed | Available | Util% |
|-----------|------|-------|-----------|-------|
| DSPs | 0 | 0 | 240 | 0.00 |

4. IO and GT Specific

| Site Type | Used | Fixed | Available | Util% |
|-----------------------------|------|-------|-----------|-------|
| Bonded IOB | 16 | 0 | 210 | 7.62 |
| Bonded IPADs | 0 | 0 | 2 | 0.00 |
| PHY_CONTROL | 0 | 0 | 6 | 0.00 |
| PHASER_REF | 0 | 0 | 6 | 0.00 |
| OUT_FIFO | 0 | 0 | 24 | 0.00 |
| IN_FIFO | 0 | 0 | 24 | 0.00 |
| IDELAYCTRL | 0 | 0 | 6 | 0.00 |
| IBUFDS | 0 | 0 | 202 | 0.00 |
| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 24 | 0.00 |
| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 24 | 0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 300 | 0.00 |
| ILOGIC | 0 | 0 | 210 | 0.00 |
| OLOGIC | 0 | 0 | 210 | 0.00 |

$5. \ \, {\rm Clocking}$

| 1 | | | | |
|------------|------|-------|-----------|-------|
| Site Type | Used | Fixed | Available | Util% |
| BUFGCTRL | 1 | 0 | 32 | 3.13 |
| BUFIO | 0 | 0 | 24 | 0.00 |
| MMCME2_ADV | 0 | 0 | 6 | 0.00 |
| PLLE2_ADV | 0 | 0 | 6 | 0.00 |
| BUFMRŒ | 0 | 0 | 12 | 0.00 |
| BUFHCE | 0 | 0 | 96 | 0.00 |

11 系 20 级 3 班

郭耸霄 PB20111712

2021年11月29日

| BUFR | 1 | 0 | | 0 | 24 | 0.00 | |
|------|---|---|--|---|----|------|---|
| + | + | | | | | ļ | + |

6. Specific Feature

| Site Type | Used | Fixed | Available | Util% |
|-------------|------|-------|-----------|-------|
| BSCANE2 | 0 | 0 | 4 | 0.00 |
| CAPTUREE2 | 0 | 0 | 1 | 0.00 |
| DNA_PORT | 0 | 0 | 1 | 0.00 |
| EFUSE_USR | 0 | 0 | 1 | 0.00 |
| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 |
| ICAPE2 | 0 | 0 | 2 | 0.00 |
| PCIE_2_1 | 0 | 0 | 1 | 0.00 |
| STARTUPE2 | 0 | 0 | 1 | 0.00 |
| XADC | 0 | 0 | 1 | 0.00 |
| | | | | |

7. Primitives

| Ref Name | Used | Functional Category |
|----------|------|---------------------|
| LUT6 | 16 | LUT |
| OBUF | 14 | IO |
| LUT4 | 13 | LUT |
| FDSE | 13 | Flop & Latch |
| FDRE | 13 | Flop & Latch |
| LUT5 | 12 | LUT |
| LUT3 | 9 | LUT |
| LUT2 | 6 | LUT |
| LUT1 | 2 | LUT |
| IBUF | 2 | IO |
| BUFG | 1 | Clock |
| + | | |

8. Black Boxes

| + | | + | | + |
|---|----------|---|-----------------------|---|
| - | Ref Name | Ī | Used | 1 |
| + | | + | | + |

9. Instantiated Netlists

| + | | + | | + |
|---|----------|---|-----------------------|---|
| | Ref Name | 1 | Used | |
| + | | 1 | | _ |

4.7 下载结果



图 4: 下载结果

5 实现 DCU,显示彩色方格图案

5.1 逻辑设计




图 5: DCU 数据通路

5.2 设计文件

5.2.1 视频显示合成

```
'timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 28.11.2021 10:39:04
// Design Name:
// Module Name: VDS
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module VDS(input hen,
         ven,
         pclk,
         rstn,
         [11\!:\!0]\,\mathrm{rdata}\,,
         output reg [14:0] raddr,
         reg[11:0]prgb);
   always @(posedge pclk) begin
       if (hen&&ven)
          prgb = rdata;
          prgb = 0;
   \quad \text{end} \quad
   reg [19:0]cnt;
   always @(posedge pclk) begin
       if (!rstn||cnt == 480000-1)
          cnt \le 0;
       else if (hen&&ven)
          cnt \le cnt + 1;
          end
          always @(posedge\ pclk) begin
              if (hen&&ven)
                 {\rm raddr} <= (\,{\rm cnt}/3200)*200 + ({\rm cnt}\%800)/4;
                 raddr \le 30000;
          endmodule
```

5.2.2 只读存储器

— (c) Copyright 1995—2021 Xilinx, Inc. All rights reserved.

_

```
- This file contains confidential and proprietary information
— of Xilinx, Inc. and is protected under U.S. and
- international copyright and other intellectual property
- laws.
- DISCLAIMER
- This disclaimer is not a license and does not grant any
- rights to the materials distributed herewith. Except as
- otherwise provided in a valid license issued to you by
- Xilinx, and to the maximum extent permitted by applicable
— law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and

    (2) Xilinx shall not be liable (whether in contract or tort.

— including negligence, or under any other theory of
- liability) for any loss or damage of any kind or nature
- related to, arising under or in connection with these
- materials, including for any direct, or any indirect,
- special, incidental, or consequential loss or damage
- (including loss of data, profits, goodwill, or any type of
- loss or damage suffered as a result of any action brought
— by a third party) even if such damage or loss was
- reasonably foreseeable or Xilinx had been advised of the
— possibility of the same.
— CRITICAL APPLICATIONS
- Xilinx products are not designed or intended to be fail-
- safe, or for use in any application requiring fail-safe
- performance, such as life-support or safety devices or
- systems, Class III medical devices, nuclear facilities,
- applications related to the deployment of airbags, or any
- other applications that could lead to death, personal
- injury, or severe property or environmental damage
- (individually and collectively, "Critical
— Applications"). Customer assumes the sole risk and
- liability of any use of Xilinx products in Critical
- Applications, subject only to applicable laws and
— regulations governing limitations on product liability.
— THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
— PART OF THIS FILE AT ALL TIMES.
— DO NOT MODIFY THIS FILE.
— IP VLNV: xilinx.com:ip:blk_mem_gen:8.4
— IP Revision: 3
LIBRARY ieee:
USE ieee.std logic 1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY blk_mem_gen_v8_4_3;
USE \ blk\_mem\_gen\_v8\_4\_3.blk\_mem\_gen\_v8\_4\_3;
ENTITY blk_mem_gen_1 IS
 PORT (
    clka : IN STD_LOGIC;
    addra : IN SID_LOGIC_VECTOR(5 DOWNIO 0);
    douta : OUT SID_LOGIC_VECTOR(1 DOWNIO 0)
END blk_mem_gen_1;
ARCHITECTURE blk_mem_gen_1_arch OF blk_mem_gen_1 IS
 A TTRIBUTE\ Downgrade IPI dentified Warnings\ :\ STRING;
 ATTRIBUTE\ Downgrade IPI dentified Warnings\ OF\ blk\_mem\_gen\_1\_arch:\ ARCHITECTURE\ IS\ "yes";
 COMPONENT blk_mem_gen_v8_4_3 IS
   GENERIC (
     C FAMILY : STRING:
     C_XDEVICEFAMILY : STRING;
     C_ELABORATION_DIR : STRING;
     C_INTERFACE_TYPE : INTEGER;
     C_AXI_TYPE : INTEGER;
     C_AXI_SLAVE_TYPE : INTEGER;
     C_USE_BRAM_BLOCK : INTEGER;
     C_ENABLE_32BIT_ADDRESS: INTEGER;
     C_CIRL_FOC_ALGO : STRING;
     C_HAS_AXI_ID : INTEGER;
     C_AXI_ID_WIDIH : INTEGER;
     C_MEM_TYPE : INTEGER;
     C_BYTE_SIZE : INTEGER;
```

```
C ALGORITHM : INTEGER;
    C_PRIM_TYPE : INTEGER;
    {\tt C\_LOAD\_INIT\_FILE} \; : \; {\tt INTEGER};
    {\tt C\_INIT\_FILE\_NAME} \; : \; {\tt STRING};
    C_INIT_FILE : STRING;
    C_USE_DEFAULT_DATA : INTEGER;
    C_DEFAULT_DATA : STRING;
    C_HAS_RSTA : INTEGER;
    C_RST_PRIORITY_A : STRING;
    C_RSIRAM_A : INTEGER;
    C_INITA_VAL : STRING;
    C_HAS_ENA : INTEGER;
   C_HAS_REGCEA : INTEGER;
   C_USE_BYTE_WEA: INTEGER;
   C_WEA_WIDIH : INTEGER;
   C WRITE MODE A: STRING:
    \begin{cases} $C$ WRITE_WIDTH_A: INTEGER; \end{cases}
    C READ WIDTH A : INTEGER;
    \label{eq:cwrite_depth}  \text{C\_WRITE\_DEPTH\_A} \; : \; \text{INTEGER};
    C_{READ\_DEPIH\_A} : INTEGER;
   C ADDRA WIDTH: INTEGER:
    C_HAS_RSTB : INTEGER;
    C_RST_PRIORITY_B : STRING;
    C_RSIRAM_B : INTEGER;
    C_NITB_VAL : STRING;
    C_HAS_ENB : INTEGER;
    C_HAS_REGOEB : INTEGER;
    C_USE_BYIE_WEB : INTEGER;
   C_WEB_WIDIH : INTEGER;
    \begin{cases} $C$ WRITE MODE B : STRING; \end{cases} \label{eq:cases} 
   C_WRITE_WIDTH_B : INTEGER;
   {\tt C\_READ\_WIDIH\_B} \,:\, {\tt INTEGER};
   C_WRITE_DEPTH_B : INTEGER;
   C READ DEPTH B : INTEGER:
    C ADDRB WIDTH: INTEGER;
   C HAS MEM OUTPUT REGS A: INTEGER:
   C_HAS_MEM_OUTPUT_RECS_B: INTEGER;
   C_HAS_MUX_OUIPUT_REGS_A : INTEGER;
    C_HAS_MUX_OUTPUT_REGS_B : INTEGER;
    {\tt C\_MUX\_PIPELINE\_STAGES} \ : \ {\tt INTEGER};
    C_HAS_SOFTECC_INPUT_REGS_A : INTEGER;
    C_HAS_SOFTECC_OUTPUT_REGS_B: INTEGER;
    C\_USE\_SOFTECC:INTEGER;
    C_USE_ECC : INTEGER;
    C_EN_ECC_PIPE : INTEGER;
    C_READ_LATENCY_A : INTEGER;
   C_READ_LATENCY_B : INTEGER;
    C_HAS_INJECTERR : INTEGER;
    C_SIM_COLLISION_CHECK : STRING;
   C_COMMON_CLK : INTEGER;
   C_DISABLE_WARN_BHV_COLL : INTEGER;
    C EN SLEEP PIN : INTEGER;
   C USE URAM : INTEGER;
    \hbox{C\_EN\_RDADDRA\_CHG} : \hbox{INTEGER}; \\
   C_EN_RDADDRB_CHG: INTEGER;
    C_EN_DEEPSLEEP_PIN : INTEGER;
    {\color{red}C\_EN\_SHUIDOWN\_PIN}: INTEGER;
    C_EN_SAFETY_OKT : INTEGER;
    C_DISABLE_WARN_BHV_RANGE: INTEGER;
    C_COUNT_36K_BRAM : STRING;
    C_COUNT_18K_BRAM : STRING;
    \begin{cal}C\end{cal} \begin{cal}E\end{cal} \begin{cal}E\end{ca
PORT (
    clka : IN STD_LOGIC;
    rsta : IN STD_LOGIC;
    ena : IN STD_LOGIC;
    regcea : IN SID LOGIC:
    wea : IN SID LOGIC VECTOR(0 DOWNIO 0);
    addra : IN SID_LOGIC_VECTOR(5 DOWNIO 0);
    dina : IN SID_LOGIC_VECTOR(1 DOWNIO 0);
    douta : OUT SID_LOGIC_VECTOR(1 DOWNIO 0);
    clkb : IN STD_LOGIC;
     rstb : IN STD_LOGIC;
    enb : IN STD_LOGIC;
     regceb : IN STD_LOGIC;
     web : IN STD_LOGIC_VECTOR(0 DOWNIO 0);
    addrb : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
    \label{eq:dinb} dinb \ : \ IN \ SID\_LOGIC\_VECTOR(1 \ DOWNIO \ 0);
    \label{eq:control_local_vector} \operatorname{doutb} \; : \; \operatorname{OUT} \operatorname{SID\_LOCAC\_VECTOR}(1 \; \operatorname{DOWNIO} \; 0);
     injectsbiterr : IN STD_LOGIC;
     injectdbiterr : IN STD_LOGIC;
```

```
eccpipece : IN STD_LOGIC;
             sbiterr : OUT STD_LOGIC;
            dbiterr : OUT STD LOGIC:
            rdaddrecc : OUT SID_LOGIC_VECTOR(5 DOWNIO 0);
            sleep : IN STD_LOGIC;
            deepsleep : IN STD_LOGIC;
            shutdown : IN STD_LOGIC;
            rsta_busy : OUT STD_LOGIC;
            rstb\_busy \ : \ OUT \ STD\_LOGIC;
            s_aclk : IN STD_LOGIC;
            s_aresetn : IN STD_LOGIC;
            s_axi_awid : IN SID_LOGIC_VECTOR(3 DOWNIO 0);
            s_axi_awaddr : IN SID_LOGIC_VECTOR(31 DOWNIO 0);
            s_axi_awlen : IN SID_LOGIC_VECTOR(7 DOWNIO 0);
            s axi awsize : IN STD LOGIC VECTOR(2 DOWNIO 0);
            s axi awburst : IN SID LOGIC VECTOR(1 DOWNIO 0):
            s axi awvalid : IN STD LOGIC:
            s_axi_awready : OUT STD_LOGIC;
            s_axi_wdata : IN SID_LOGIC_VECTOR(1 DOWNIO 0);
            s\_axi\_wstrb \ : \ IN \ SID\_LOGIC\_VECTOR(0 \ DOWNIO \ 0);
            s_axi_wlast : IN STD_LOGIC;
            s_axi_wvalid : IN STD_LOGIC;
            s_axi_wready : OUT STD_LOGIC;
            s\_axi\_bid\ :\ OUT\ SID\_LOGIC\_VECTOR(3\ DOWNIO\ 0);
            s_axi_bresp : OUT SID_LOGIC_VECTOR(1 DOWNIO 0);
            s_axi_bvalid : OUT STD_LOGIC;
            s_axi_bready : IN STD_LOGIC;
            s\_axi\_arid \ : \ IN \ SID\_LOGIC\_VECTOR(3 \ DOWNIO \ 0);
            s_axi_araddr : IN SID_LOGIC_VECTOR(31 DOWNIO 0);
            s_axi_arlen : IN SID_LOGIC_VECTOR(7 DOWNIO 0);
            s_axi_arsize : IN SID_LOGIC_VECTOR(2 DOWNIO 0);
            s_axi_arburst : IN SID_LOGIC_VECTOR(1 DOWNIO 0);
            s axi arvalid : IN STD LOGIC;
            s axi arready : OUT STD LOGIC:
            s axi rid : OUT SID LOGIC VECTOR(3 DOWNIO 0);
            s_axi_rdata : OUT SID_LOGIC_VECTOR(1 DOWNIO 0);
            s\_axi\_rresp\ :\ OUT\ SID\_LOGIC\_VECTOR(1\ DOWNIO\ 0);
            s\_axi\_rlast \ : \ OUT \ STD\_LOGIC;
            s\_axi\_rvalid \ : \ OUT \ SID\_LOGIC;
            s_axi_ready : IN STD_LOGIC;
            s_axi_injectsbiterr : IN STD_LOGIC;
            s_axi_injectdbiterr : IN STD_LOGIC;
            s\_axi\_sbiterr : OUTSID\_LOGIC;
            s\_axi\_dbiterr\ :\ OUT\ STD\_LOGIC;
           s\_axi\_rdaddrecc\ :\ OUT\ SID\_LOGIC\_VECTOR(5\ DOWNIO\ 0)
  END COMPONENT blk_mem_gen_v8_4_3;
  ATTRIBUTE X_CORE_INFO : STRING;
  ATTRIBUTE X_CORE_INFO OF blk_mem_gen_1_arch: ARCHITECTURE IS "blk_mem_gen_v8_4_3, Vivado 2019.1";
  ATTRIBUTE CHECK LICENSE TYPE : STRING:
  ATTRIBUTE\ CHECK\_LICENSE\_TYPE\ OF\ blk\_mem\_gen\_1\_arch\ :\ ARCHITECTURE\ IS\ "blk\_mem\_gen\_1,blk\_mem\_gen\_v8\_4\_3, \{\,\}\ "instance of the control of the contro
  ATTRIBUTE CORE GENERATION INFO : STRING:
  A \texttt{TIRIBUTE CORE\_GENERATION\_NFO OF } blk\_mem\_gen\_1\_arch: A \texttt{RCHITECTURE IS "blk\_mem\_gen\_1,blk\_mem\_gen\_v8\_4\_3,} \{x\_ipProduct = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = Vivado \ 2019.1, x\_ipVendor = xilinx \ and the product = xi
"em_gen_1.mif,C_INIT_FILE±blk_mem_gen_1.mem,C_USE_DEFAULT_DATA=1,C_DEFAULT_DATA=0,C_HAS_PSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_FN
"E_DEPTH_B=64C_READ_DEPTH_B=64C_ADDRB_WIDTH=6C_HAS_MEM_CUTPUT_REGS_A=0C_HAS_MEM_CUTPUT_REGS_B=0C_HAS_MUX_CUTPUT_REGS_A=0C_HAS_MUX_CUTPUT_REGS_B=
"OWN_PN=0C_EN_SAFEIY_(KT=0C_DSABLE_WARN_BHV_RANGE=0C_COUNT_3K_BRAM=0C_COUNT_3K_BRAM=1C_BST_FOWER_SUMMARY=Estimated Power for IP
       2.048762 mW}";
   ATTRIBUTE X_INTERFACE_INFO: STRING;
   ATTRIBUTE X_INTERFACE_PARAMETER: STRING;
  A \verb|TTRIBUTE X_INTERFACE_INFO OF douta: SIGNAL IS "xilinx.com:interface:bram: 1.0 BRAM_PORTADOUT"; \\
   ATTRIBUTE X_INTERFACE_INFO OF addra: SIGNAL IS "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  ATTRIBUTE X_NIERFACE_PARAMETER OF clka: SIGNAL IS "XIL_INTERFACENAME BRAM_FORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_
   ATTRIBUTE X_INTERFACE_INFO OF clka: SIGNAL IS "xilinx.com:interface:bram:1.0 BRAM_FORTA CLK";
   U0 : blk_mem_gen_v8_4_3
      GENERIC MAP (
           C_FAMILY => "artix7",
           C XDEVICEFAMILY => "artix7".
           C_ELABORATION_DIR ⇒ "./",
           C INTERFACE TYPE \Rightarrow 0.
           C AXI TYPE \Rightarrow 1,
           C_AXI_SLAVE_TYPE \Rightarrow 0,
           C_USE_BRAM_BLOCK \Rightarrow 0,
           C_ENABLE_32BIT_ADDRESS \Rightarrow 0,
           C\_CIRL\_FCC\_ALGO \Rightarrow "NONE",
           C_HAS_AXI_D \Rightarrow 0,
           C_AXI_D_WDTH \Rightarrow 4,
           C_MEM_TYPE \Rightarrow 3,
           C_BYTE_SIZE \Rightarrow 9,
           C ALGORIIHM \Rightarrow 1,
```

$$\begin{split} &\text{C_PRIM_TYPE} \Rightarrow 1\,,\\ &\text{C_LOAD_INIT_FILE} \Rightarrow 1\,, \end{split}$$

```
\label{eq:c_intr_file} $\text{C_INIT\_FILE\_NAME} \Longrightarrow \text{"blk\_mem\_gen\_1.mif"}\,,
   \label{eq:c_intr_file} $$ C_{INIT\_FILE} \Rightarrow "blk\_mem\_gen\_1.mem" \,,
   C USE DEFAULT_DATA ⇒ 1,
  C_DEFAULT_DATA \Rightarrow "0",
   C_{HAS_RSTA} \Rightarrow 0,
   C_RST_PRIORITY_A \Rightarrow "CE",
   C_RSIRAM_A \Rightarrow 0,
   C_INITA_VAL \Rightarrow "0"
   C_HAS_ENA \Rightarrow 0,
  \label{eq:chas_recoe} \text{C\_HAS\_REGOEA} \Rightarrow 0\,,
  C_USE_BYIE_WEA \Rightarrow 0,
  C_WEA_WIDIH \Rightarrow 1,
  C_WRITE_MODE_A \Rightarrow "WRITE_FIRST",
  C_WRIIE_WIDIH_A \Rightarrow 2,
  C_READ_WIDIH_A \Rightarrow 2,
  C WRITE DEPTH A \Rightarrow 64,
  C_READ_DEPIH_A \Rightarrow 64,
  C_ADDRA_WIDIH \Rightarrow 6,
  C_HAS_RSIB \Rightarrow 0,
   C_RST_PRIORITY_B \Longrightarrow "CE" ,
  C_RSIRAM_B \Rightarrow 0,
   C_INITB_VAL \Rightarrow "0",
   C_HAS_ENB \Rightarrow 0,
   C_HAS_REGCEB \Rightarrow 0,
   C\_USE\_BYIE\_WEB \Rightarrow 0,
  C_WEB_WIDIH \Rightarrow 1,
  C_WRITE_MODE_B \Rightarrow "WRITE_FIRST",
  \label{eq:cwrite_width_b} \text{C\_WRITE\_WIDTH\_B} \Rightarrow 2\,,
  C_READ_WIDIH_B \Rightarrow 2,
  C_WRITE_DEPIH_B \Rightarrow 64,
  C_READ_DEPIH_B \Rightarrow 64,
  C_ADDRB_WIDIH \Rightarrow 6,
  C_HAS_MEM_OUIPUT_REGS_A \Rightarrow 0,
  C HAS MEM OUIPUT REGS B \Rightarrow 0.
  C_HAS_MUX_OUIPUT_REGS_A \Rightarrow 0,
  C HAS MUX OUTPUT REGS B => 0.
    \label{eq:c_mux_pipeline_stages} \text{C\_MUX\_PIPELINE\_STAGES} \Rightarrow \, 0 \, , 
   C HAS SOFTECC INPUT REGS A \Rightarrow 0,
   C_HAS_SOFTECC_OUTPUT_REGS_B \Rightarrow 0,
  \label{eq:c_use_softecc} \texttt{C\_USE\_SOFTECC} \Rightarrow \ 0 \,,
   C_USE_ECC \Rightarrow 0,
   C_EN_ECC_PIPE \Rightarrow 0,
   C_READ_LATENCY_A \Rightarrow 1,
   C_READ_LATENCY_B \Rightarrow 1,
   C_HAS_INJECTERR \Rightarrow 0,
   C_SIM_COLLISION_CHECK \Rightarrow "ALL",
  C_{COMMON_{CIK}} \Rightarrow 0,
  C_DISABLE_WARN_BHV_COLL \Rightarrow 0,
  C_EN_SLEEP_PIN \Rightarrow 0,
  C USE URAM \Rightarrow 0,
  C_{EN_RDADDRA\_CHG} \Rightarrow 0,
  C EN RDADDRB CHG ⇒ 0.
   C EN DEEPSLEEP PIN ⇒ 0,
   C_{EN_SHUIDOWN_PIN} \Rightarrow 0,
  C_{EN_SAFEIY_CKT} \Rightarrow 0,
   C_DISABLE_WARN_BHV_RANGE \Rightarrow 0,
  \label{eq:count_36K_BRAM} \text{C_COUNT\_36K\_BRAM} \Longrightarrow \text{``0''},
  C_COUNT_18K_BRAM \Rightarrow "1"
  C_EST_POWER_SUMMARY ⇒ "Estimated Power for IP :
                                                                                          2.048762 mW
PORT MAP (
   clka \implies clka,
   rsta \implies '0',
   ena \Rightarrow '0',
   regcea ⇒ '0',
   wea \Rightarrow SID_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
   addra ⇒ addra,
   \label{eq:dina} dina \Rightarrow \text{SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\,\,2))}\,,
   douta ⇒ douta,
   clkb \Rightarrow '0'.
   rstb ⇒ '0',
   enb \Rightarrow '0',
   regceb ⇒ '0',
   web \Rightarrow SID_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
   \label{eq:addrb} \operatorname{addrb} \Rightarrow \operatorname{SID\_LOGIC\_VECTOR}(\operatorname{TO\_UNSIGNED}(0\,,\ 6\,))\,,
   \label{eq:dinb} dinb \Rightarrow \text{SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\,\,2))}\,,
   injectsbiterr \Rightarrow '0',
   injectdbiterr ⇒ '0',
   eccpipece \Rightarrow '0',
   sleep ⇒ '0',
   deepsleep \Rightarrow '0',
   shutdown \Rightarrow '0',
```

```
s\_aclk \implies `0",
        s\_aresetn \Rightarrow 0,
        s_axi_awid \Rightarrow SID_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
        s\_axi\_awaddr \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\ 32))\,,
        s\_axi\_awlen \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\ 8))\,,
        s\_axi\_awsize \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\ 3\,))\,,
        s\_axi\_awburst \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\ 2)\,)\,,
        s_axi_awvalid \Rightarrow '0',
        s\_axi\_wdata \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\ 2)\,)\,,
        s\_axi\_wstrb \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\ 1))\,,
        s_axi_wlast \Rightarrow '0',
        s_axi_wvalid \implies '0',
        s_{axi_bready} \Rightarrow '0',
        s\_axi\_arid \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\,\,4))\,,
        s_axi_araddr \Rightarrow SID_LOGIC_VECTOR(TO_UNSIGNED(0, 32)),
        s_axi_arlen \Rightarrow SID_LOGIC_VECTOR(TO_UNSIGNED(0, 8)),
        s_axi_arsize \Rightarrow SID_LOGIC_VECTOR(TO_UNSIGNED(0, 3)),
        s\_axi\_arburst \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\,\,2))\,,
        s_axi_arvalid \Rightarrow '0',
        s_axi_rready \Rightarrow '0',
        s_axi_injects
biterr \implies '0',
        s_axi_injectdbiterr \Rightarrow '0'
END blk\_mem\_gen\_1\_arch;
```

5.2.3 显示控制单元

```
'timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 28.11.2021 18:33:42
// Design Name:
// Module Name: DCU
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
//
// Revision:
// Revision 0.01- File Created
// Additional Comments:
module DCU(input clk,
            rstn.
           output hs,
            vs.
           [11:0]prgb);
    wire hen, ven, pclk;
    wire[1:0]rdata;
    wire\,[\,5\!:\!0\,]\,raddr\,;
    DIR \ dir(.clk(clk),.pclk(pclk));
    V\!DT\ vdt(.\operatorname{pclk}(\operatorname{pclk}),.\operatorname{rstn}(\operatorname{rstn}),.\operatorname{hen}(\operatorname{hen}),.\operatorname{ven}(\operatorname{ven}),.\operatorname{hs}(\operatorname{hs}),.\operatorname{vs}(\operatorname{vs}));
    V\!D\!S\ vds(.hen(hen)\,,.ven(ven)\,,.pclk(pclk)\,,.rstn(rstn)\,,.rdata(rdata)\,,.raddr(raddr)\,,.prgb(prgb));
    blk\_mem\_gen\_1 \ rom(.addra(raddr),.clka(pclk),.douta(rdata));
endmodule
```

2021年11月29日

5.3 RTL 分析




图 6: RTL 分析电路图

5.4 综合设计




图 7: 综合设计电路图

5.5 电路资源使用情况

实验报告

11 系 20 级 3 班

郭耸霄 PB20111712

2021年11月29日

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

| Tool Version : Vivado v.2019.1 (win
64) Build 2552052 Fri May 24 14:49:42 MDF 2019

Date : Sun Nov 28 20:07:02 2021

 $| \ \ Command \ \ \ : \ report_utilization_file \ \ DCU_utilization_synth.rpt \ -pb \ \ DCU_utilization_synth.pb$

| Design : DCU

Utilization Design Information

Table of Contents

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- 2. Memory
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists
- 1. Slice Logic

| Site Type | Used | Fixed | Available | Util% |
|-----------------------|------|-------|-----------|-------|
| Slice LUTs* | 214 | 0 | 63400 | 0.34 |
| LUT as Logic | 214 | 0 | 63400 | 0.34 |
| LUT as Memory | 0 | 0 | 19000 | 0.00 |
| Slice Registers | 53 | 0 | 126800 | 0.04 |
| Register as Flip Flop | 53 | 0 | 126800 | 0.04 |
| Register as Latch | 0 | 0 | 126800 | 0.00 |
| F7 Muxes | 0 | 0 | 31700 | 0.00 |
| F8 Muxes | 0 | 0 | 15850 | 0.00 |
| L | | | | ļ |

* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Rum opt_design after synthesis, if not already completed, for a more realistic count.

1.1 Summary of Registers by Type

| Total | Clock Enable | Synchronous | Asynchronous |
|-------|--------------|-------------|--------------|
| 0 | _ | _ | |
| 0 | | _ | Set |
| 0 | _ | _ | Reset |
| 0 | _ | Set | - |
| 0 | _ | Reset | - |
| 0 | Yes | _ | _ |
| 0 | Yes | _ | Set |
| 0 | Yes | _ | Reset |
| 14 | Yes | Set | - |
| 39 | Yes | Reset | - |
| | | ļ | |

2. Memory

| Site Type | Used | Fixed | | Util% |
|----------------|------|-------|-----|-------------|
| Block RAM Tile | 0 | 0 | 135 | 0.00 |
| RAMB36/FIFO* | 0 | 0 | 135 | 0.00 |
| RAMB18 | 0 | 0 | 270 | 0.00 |
| 1 | | | ı | |

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

3. DSP

实验报告

11 系 20 级 3 班

郭耸霄 PB20111712

2021年11月29日

| Site Type | Used | Fixed | Available | Util% |
|-----------|------|-------|-----------|-------|
| DSPs | 0 | 0 | 240 | 0.00 |

4. IO and GT Specific

| 1 | | | | |
|-----------------------------|------|-------|-----------|-------|
| Site Type | Used | Fixed | Available | Util% |
| Bonded IOB | 16 | 0 | 210 | 7.62 |
| Bonded IPADs | 0 | 0 | 2 | 0.00 |
| PHY_CONTROL | 0 | 0 | 6 | 0.00 |
| PHASER_REF | 0 | 0 | 6 | 0.00 |
| OUT_FIFO | 0 | 0 | 24 | 0.00 |
| IN_FIFO | 0 | 0 | 24 | 0.00 |
| IDELAYCIRL | 0 | 0 | 6 | 0.00 |
| IBUFDS | 0 | 0 | 202 | 0.00 |
| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 24 | 0.00 |
| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 24 | 0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 300 | 0.00 |
| ILOGIC | 0 | 0 | 210 | 0.00 |
| OLOGIC | 0 | 0 | 210 | 0.00 |
| | | | | |

5. Clocking

| l | | | L | l |
|------------|------|-------|-----------|-------|
| Site Type | Used | Fixed | Available | Util% |
| BUFGCTRL | 2 | 0 | 32 | 6.25 |
| BUFIO | 0 | 0 | 24 | 0.00 |
| MMCME2_ADV | 0 | 0 | 6 | 0.00 |
| PLLE2_ADV | 0 | 0 | 6 | 0.00 |
| BUFMRCE | 0 | 0 | 12 | 0.00 |
| BUFHCE | 0 | 0 | 96 | 0.00 |
| BUFR | 0 | 0 | 24 | 0.00 |
| | | | | |

6. Specific Feature

| Site Type | Used | Fixed | Available | Util% |
|-------------|------|-------|-----------|-------|
| BSCANE2 | | 0 | 4 | 0.00 |
| CAPTUREE2 | . 0 | 0 | 1 | 0.00 |
| DNA_PORT | 0 | 0 | 1 | 0.00 |
| EFUSE_USR | 0 | 0 | 1 | 0.00 |
| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 |
| ICAPE2 | 0 | 0 | 2 | 0.00 |
| $PCIE_2_1$ | 0 | 0 | 1 | 0.00 |
| STARTUPE2 | 0 | 0 | 1 | 0.00 |
| XADC | 0 | 0 | 1 | 0.00 |
| | | | ļ | |

7. Primitives

| 1 | | 1 |
|----------|------|---------------------|
| Ref Name | Used | Functional Category |
| LUT2 | 65 | LUT |
| LUT6 | 64 | LUT |
| LUT4 | 49 | LUT |
| LUT3 | 48 | LUT |
| FDRE | 39 | Flop & Latch |
| CARRY4 | 38 | CarryLogic |
| LUT5 | 25 | LUT |
| LUT1 | 18 | LUT |
| OBUF | 14 | IO |
| FDSE | 14 | Flop & Latch |
| IBUF | 2 | IO |
| BUFG | 2 | Clock |
| + | | |

| 8. Black Boxes | |
|-------------------|----------|
| Ref Name | |
| blk_mem_gen_1 | 1 |
| 9. Instantiated | Netlists |
| + Ref Name Used | |
| + | -+ |

5.6 下载结果




图 8: 下载结果

6 实现 PCU 绘画

6.1 逻辑设计




图 9: PNT 数据通路

6.2 设计文件

6.2.1 取边沿

```
// Design Name:
// Module Name: PS
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module PS(input a,
          clk.
         output reg p);
    {\tt reg \ r\,,s\,,in\_delay};\\
    always @(posedge clk) begin
        if \ (a) \, r <= 1; \\
        \quad \text{else r } <=0;
    _{
m end}
    always @(posedge clk) begin
        if (r)s <= 1;
        else s \leq 0;
    \quad \text{end} \quad
    always @(posedge clk) begin
        in\_delay <= s\,;
    end
    always @(*) begin
        if (s&&!in_delay)
          p <= 1;
        else
           p <= \, 0\,;
    end
endmodule
```

6.2.2 去抖动

```
'timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 13.11.2021 15:41:51
// Design Name:
// Module Name: DB
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module DB(input x,
       clk,
        output reg y);
   reg [15:0]cnt;
   initial begin
     cnt = 0;
   end
   always @(*) begin
      if (cnt = 50000)
         y = x;
         _{\mathrm{end}}
         always @(posedge clk) begin
            if~(\mathrm{cnt} = 50000)
                _{
m cnt}
                      = 0;
                else \quad cnt <= cnt \, + \, 1;
                end
                endmodule
```

6.2.3 绘画控制单元

```
'timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 26.11.2021 17:29:42
// Design Name:
// Module Name: PCU
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module PCU(input clk,
         rstn,
         draw.
         [3:0]dir,
         [11:0]rgb,
         output reg [14:0]waddr,
         output [11:0]wdata,
        output we);
   assign\ we \qquad = draw
   assign wdata = rgb;
   always @(posedge clk) begin
      if (!rstn)
         waddr = 15100;
      else if (dir[0]&&waddr>199)
         waddr = waddr-200;
      else if (dir[1]&&waddr<29800)
         waddr = waddr + 200;
      else if (dir[2]&&waddr%200 != 0)
         waddr = waddr-1;
      else if (dir[3]&&waddr%200 != 199)
         waddr = waddr+1:
         end
         endmodule
```

6.2.4 视频存储器

```
— (c) Copyright 1995-2021 Xilinx, Inc. All rights reserved.
— This file contains confidential and proprietary information
— of Xilinx, Inc. and is protected under U.S. and
- international copyright and other intellectual property
- DISCLAIMER
- This disclaimer is not a license and does not grant any
- rights to the materials distributed herewith. Except as
- otherwise provided in a valid license issued to you by
- Xilinx, and to the maximum extent permitted by applicable
— law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
- WITH ALL FAULTS. AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY. NON-
— INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
— (2) Xilinx shall not be liable (whether in contract or tort,
- including negligence, or under any other theory of
- liability) for any loss or damage of any kind or nature
- related to, arising under or in connection with these
- materials, including for any direct, or any indirect,
- special, incidental, or consequential loss or damage
- (including loss of data, profits, goodwill, or any type of
- loss or damage suffered as a result of any action brought
- by a third party) even if such damage or loss was
- reasonably foreseeable or Xilinx had been advised of the
- possibility of the same.
— CRITICAL APPLICATIONS
- Xilinx products are not designed or intended to be fail-
```

```
- safe, or for use in any application requiring fail-safe
- performance, such as life-support or safety devices or
- systems, Class III medical devices, nuclear facilities,
— applications related to the deployment of airbags, or any
- other applications that could lead to death, personal
- injury, or severe property or environmental damage
— (individually and collectively, "Critical
— Applications"). Customer assumes the sole risk and
- liability of any use of Xilinx products in Critical
- Applications, subject only to applicable laws and
- regulations governing limitations on product liability.
--- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
— PART OF THIS FILE AT ALL TIMES.

    DO NOT MODIFY THIS FILE.

- IP VLNV: xilinx.com:ip:blk_mem_gen:8.4
— IP Revision: 3
LIBRARY ieee:
USE ieee.std_logic_1164.ALL;
U\!S\!E\ i\,e\,e\,e\,.\,numeric\_std\,.ALL;
LIBRARY\ blk\_mem\_gen\_v8\_4\_3;
USE \ blk\_mem\_gen\_v8\_4\_3.blk\_mem\_gen\_v8\_4\_3;
ENTITY blk_mem_gen_0 IS
 PORT (
    clka : IN STD_LOGIC;
    ena : IN STD_LOGIC;
    wea : IN SID_LOGIC_VECTOR(0 DOWNIO 0);
    addra : IN SID_LOGIC_VECTOR(14 DOWNIO 0);
    dina : IN SID_LOGIC_VECTOR(11 DOWNIO 0);
    clkb : IN STD LOGIC;
    addrb : IN SID_LOGIC_VECTOR(14 DOWNIO 0);
    double : OUT SID_LOGIC_VECTOR(11 DOWNIO 0)
END blk_mem_gen_0;
ARCHITECTURE blk_mem_gen_0_arch OF blk_mem_gen_0 IS
  A TTRIBUTE\ Downgrade IPI dentified Warnings\ :\ STRING;
  ATTRIBUTE\ Downgrade IPI dentified Warnings\ OF\ blk\_mem\_gen\_0\_arch:\ ARCHITECTURE\ IS\ "yes";
 COMPONENT blk_mem_gen_v8_4_3 IS
    GENERIC (
      C_FAMILY : STRING;
      C_XDEVICEFAMILY : STRING;
      C_ELABORATION_DIR : STRING;
      C_INTERFACE_TYPE : INTEGER;
      C AXI TYPE : INTEGER:
      C_AXI_SLAVE_TYPE : INTEGER;
      C USE BRAM BLOCK: INTEGER:
      C ENABLE 32BIT ADDRESS: INTEGER;
      C CIRL ECC ALGO: STRING:
      C_HAS_AXI_ID : INTEGER;
      C_AXI_D_WIDIH : INTEGER;
      {\rm C\_MEM\_TYPE} \; : \; {\rm INTEGER};
      C_BYTE_SIZE : INTEGER;
      C_ALGORITHM : INTEGER;
      C_PRIM_TYPE : INTEGER;
      C_LOAD_INIT_FILE : INTEGER;
      {\tt C\_INIT\_FILE\_NAME} \; : \; {\tt STRING};
      C_INIT_FILE : STRING;
      C_USE_DEFAULT_DATA : INTEGER;
      C_DEFAULT_DATA : STRING;
      C_HAS_RSTA : INTEGER;
      C_RST_PRIORITY_A : STRING;
      C RSTRAM A : INTEGER:
      C INITA VAL : STRING;
      C HAS ENA: INTEGER:
      C_HAS_REGOEA : INTEGER;
      C USE BYTE WEA: INTEGER:
      \label{eq:cwea_width}  \text{C_WEA_WIDIH}: \text{INTEGER};
      C_WRITE_MODE_A : STRING;
      C_{WRITE_{WIDIH_A}} : INTEGER;
      C_READ_WIDIH_A : INTEGER;
      C_WRITE_DEPTH_A : INTEGER;
      C_READ_DEPTH_A : INTEGER;
      C_ADDRA_WIDTH: INTEGER;
      C_HAS_RSIB : INTEGER;
      C_RST_PRIORITY_B : STRING;
      C_RSTRAM_B : INTEGER;
```

```
C INITB VAL : STRING;
  C_HAS_ENB : INTEGER;
  C_HAS_REGOEB : INTEGER;
  C_USE_BYTE_WEB : INTEGER;
  C_WEB_WIDIH : INTEGER;
  \label{eq:cwrite_mode_b} $\text{C_WRITE_MODE_B}: $\text{STRING};
  C_WRITE_WIDTH_B : INTEGER;
  C_READ_WIDTH_B: INTEGER;
  C_WRITE_DEPTH_B : INTEGER;
  C_READ_DEPTH_B : INTEGER;
  C_ADDRB_WIDTH: INTEGER;
  C_HAS_MEM_OUTPUT_RECS_A : INTEGER;
  C_HAS_MEM_OUIPUT_REGS_B: INTEGER;
  C_HAS_MUX_OUTPUT_REGS_A : INTEGER;
  C HAS MUX OUTPUT REGS B: INTEGER;
  C MUX PIPELINE STAGES : INTEGER:
  C HAS SOFTECC INPUT REGS A : INTEGER:
  C_HAS_SOFTECC_OUTPUT_REGS_B: INTEGER;
  C USE SOFTECC : INTEGER;
  C\_USE\_ECC:INTEGER;
  C EN ECC PIPE : INTEGER:
  C_READ_LATENCY_A : INTEGER;
  C_READ_LATENCY_B : INTEGER;
  C_HAS_INJECTERR : INTEGER;
  {\tt C\_SIM\_COLLISION\_CHECK} \; : \; {\tt STRING};
  C_COMMON_CIK : INTEGER;
  C_DISABLE_WARN_BHV_COLL : INTEGER;
  C_{EN_{SLEEP_{PIN}}}: INTEGER;
  C_USE_URAM : INTEGER;
  C_EN_RDADDRA_CHG : INTEGER;
  C_EN_RDADDRB_CHG : INTEGER;
  C_EN_DEEPSLEEP_PIN : INTEGER;
  C EN SHUIDOWN PIN : INTEGER;
  C EN SAFETY OKT : INTEGER:
  C_DISABLE_WARN_BHV_RANGE: INTEGER;
  C COUNT 36K BRAM : STRING:
  C_COUNT_18K_BRAM : STRING;
  {\color{red}C\_EST\_FOWER\_SUMMARY} : {\color{blue}STRING}
PORT (
  clka : IN STD_LOGIC;
  rsta : IN STD_LOGIC;
  ena : IN STD_LOGIC;
  regcea : IN STD_LOGIC;
  wea : IN SID_LOGIC_VECTOR(0 DOWNIO 0);
  addra : IN SID_LOCIC_VECTOR(14 DOWNIO 0);
  dina : IN SID_LOGIC_VECTOR(11 DOWNIO 0);
  douta : OUT SID_LOGIC_VECTOR(11 DOWNIO 0);
  clkb : IN STD_LOGIC;
  rstb : IN SID_LOGIC;
  enb : IN STD LOGIC;
  regceb : IN STD_LOGIC;
  web: IN STD LOGIC VECTOR(0 DOWNIO 0);
  addrb : IN SID_LOGIC_VECTOR(14 DOWNIO 0);
  dinb : IN STD_LOGIC_VECTOR(11 DOWNIO 0);
  \label{eq:double_control} \operatorname{doutb} \ : \ \operatorname{OUT} \ \operatorname{SID\_LOGIC\_VECTOR} (11 \ \operatorname{DOWNIO} \ 0);
  injects biterr \ : \ IN \ SID\_LOGIC;
  injectdbiterr : IN STD_LOGIC;
   eccpipece : IN STD_LOGIC;
   sbiterr : OUT STD_LOGIC;
   dbiterr : OUT STD_LOGIC;
  rdaddrecc \ : OUTSID\_LOGIC\_VECTOR(14\ DOWNIO\ 0);
   sleep : IN STD_LOGIC;
  deepsleep : IN STD_LOGIC;
  shutdown : IN STD_LOGIC;
  rsta_busy : OUT STD_LOGIC;
  rstb busy : OUT STD LOGIC;
  s_aclk : IN STD_LOGIC;
  s aresetn : IN STD LOGIC;
  s axi awid : IN SID LOGIC VECTOR(3 DOWNIO 0):
  s_axi_awaddr : IN SID_LOGIC_VECTOR(31 DOWNIO 0);
  s_axi_awlen : IN SID_LOGIC_VECTOR(7 DOWNIO 0);
  s\_axi\_awsize \ : \ IN \ SID\_LOGIC\_VECTOR(2 \ DOWNIO \ 0);
  s_axi_awburst : IN SID_LOGIC_VECTOR(1 DOWNIO 0);
  s_axi_awvalid : IN STD_LOGIC;
  s_axi_awready : OUT STD_LOGIC;
  s\_axi\_wdata \ : \ IN \ SID\_LOGIC\_VECTOR(11 \ DOWNIO \ 0);
  s\_axi\_wstrb \; : \; IN \; SID\_LOGIC\_VECTOR(0 \; DOWNIO \; 0);
  s_axi_wlast : IN STD_LOGIC;
  s_axi_wvalid : IN STD_LOGIC;
  s_axi_wready : OUT STD_LOGIC;
  s_axi_bid : OUT SID_LOGIC_VECTOR(3 DOWNIO 0);
```

```
s_axi_bresp : OUT SID_LOGIC_VECTOR(1 DOWNIO 0);
           s_axi_bvalid : OUT STD_LOGIC;
           s_axi_bready : IN STD_LOGIC;
           s\_axi\_arid \ : \ IN \ SID\_LOGIC\_VECTOR(3 \ DOWNIO \ 0);
           s\_axi\_araddr \ : \ IN \ SID\_LOGIC\_VECTOR(31 \ DOWNIO \ 0);
           s\_axi\_arlen \ : \ IN \ SID\_LOGIC\_VECTOR(7 \ DOWNIO \ 0);
           {\tt s\_axi\_arsize} \; : \; {\tt IN \; SID\_LOGIC\_VECTOR(2 \; DOWNIO \; 0)};
           s\_axi\_arburst \ : \ IN \ SID\_LOGIC\_VECTOR(1 \ DOWNIO \ 0);
           s_axi_arvalid : IN STD_LOGIC;
           s_axi_arready : OUT STD_LOGIC;
           s_axi_rid : OUT SID_LOGIC_VECTOR(3 DOWNIO 0);
           s\_axi\_rdata\ :\ OUT\ SID\_LOGIC\_VECTOR(11\ DOWNIO\ 0);
           s_axi_rresp : OUT SID_LOGIC_VECTOR(1 DOWNIO 0);
           s_axi_rlast : OUT SID_LOGIC;
           s_axi_rvalid : OUT STD_LOGIC;
           s axi rready : IN STD LOGIC:
           s\_axi\_injectsbiterr \ : \ IN \ \underline{SID\_LOGIC};
           s_axi_injectdbiterr : IN STD_LOGIC;
           s\_axi\_sbiterr\ :\ OUT\ STD\_LOGIC;
           s\_axi\_dbiterr\ :\ OUT\ STD\_LOGIC;
           s_axi_rdaddrecc : OUTSID_LOGIC_VECTOR(14 DOWNIO 0)
  {\color{red} END COMPONENT blk\_mem\_gen\_v8\_4\_3;}
  ATTRIBUTE \ X\_CORE\_INFO \ : \ STRING;
  ATTRIBUTE \ X\_CORE\_INFO\ OF\ blk\_mem\_gen\_0\_arch:\ ARCHITECTURE\ IS\ "blk\_mem\_gen\_v8\_4\_3, Vivado\ 2019.1";
  ATTRIBUTE CHECK LICENSE TYPE : STRING;
  ATTRIBUTE CHECK_LICENSE_TYPE OF blk_mem_gen_0_arch : ARCHITECTURE IS "blk_mem_gen_0,blk_mem_gen_v8_4_3,{}";
  \label{eq:core_generation_info} \textbf{ATTRIBUTE CORE\_GENERATION\_INFO} \ : \ \textbf{STRING};
  A \verb|TIRIBUTE CORE\_GENERATION\_NFO OF blk_mem\_gen_0_arch: ARCHITECTURE IS "blk_mem\_gen_0,blk_mem\_gen_v8\_4\_3, \\ \{x\_ipProduct=Vivado \ 2019.1, x\_ipVendor=xilinx \ architecture in the content of the conte
e_file_loaded,C_INIT_FILE=blk_mem_gen_0.mem;C_USE_DEFAULT_DATA=1;C_DEFAULT_DATA=1fff;C_HAS_RSTA=0;C_RST_FRIORITY_A=CE;C_RSTRAM_A=0;C_INITA_VAL=0;C_HAS_RSTA=0;C_RST_FRIORITY_A=CE;C_RSTRAM_A=0;C_INITA_VAL=0;C_HAS_RSTA=0;C_RST_FRIORITY_A=CE;C_RSTRAM_A=0;C_INITA_VAL=0;C_HAS_RSTA=0;C_RST_FRIORITY_A=CE;C_RSTRAM_A=0;C_INITA_VAL=0;C_HAS_RSTA=0;C_RST_FRIORITY_A=CE;C_RSTRAM_A=0;C_INITA_VAL=0;C_HAS_RSTA=0;C_RST_FRIORITY_A=CE;C_RSTRAM_A=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INITA_VAL=0;C_INI
"_B=12.C_WRITE_DEPTH_B=32000,C_READ_DEPTH_B=32000,C_ADDRB_WIDTH=15,C_HAS_MEM_OUTPUT_RECS_A=0,C_HAS_MEM_OUTPUT_RECS_B=0,C_HAS_MIX_OUTPUT_RECS_A=0,C_HAS_
"EP_PIN=0C_EN_SHUIDOWN_PN=0C_EN_SAFEIY_CKI=0C_DISABLE_WARN_BHV_RANCE=0C_COUNT_3K_BRAM=11.C_COUNT_3K_BRAM=0C_EST_POWER_SUMMARY=Estimated_Power_
       17.470026 mW}";
  ATTRIBUTE X INTERFACE INFO : STRING:
  ATTRIBUTE X INTERFACE PARAMETER: STRING;
  ATTRIBUTE X INTERFACE INFO OF douth: SIGNAL IS "xilinx.com:interface:bram:1.0 BRAM PORIB DOUT":
  A \verb|TIRIBUTE X_NITERFACE_NFO OF addrb: SIGNAL IS "xilinx.com:interface:bram: 1.0 BRAM_FORIB ADDR"; \\
  ATTRIBUTE X_INTERFACE_PARAMETER OF clkb: SIGNAL IS "XIL_INTERFACENAME BRAM_FORTB MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_
  A TIRIBUIE X\_INIERFACE\_INFO\ OF\ clkb\colon SIGNAL\ IS\ ``xilinx.com:interface:bram: 1.0\ BRAM\_FORIB\ CLK";
  ATTRIBUTE X_INTERFACE_INFO OF dina: SIGNAL IS "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  ATTRIBUTE X_INTERFACE_INFO OF addra: SIGNAL IS "xilinx.com:interface:bram:1.0 BRAM_FORTA ADDR";
  ATTRIBUTE X_INTERFACE_INFO OF wea: SIGNAL IS "xilinx.com:interface:bram:1.0 BRAM_PORTA WE"
  ATTRIBUTE X_INTERFACE_INFO OF ena: SIGNAL IS "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  ATTRIBUTE X_INTERFACE_PARAMETER OF clka: SIGNAL IS "XIL_INTERFACENAME BRAM_FORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_
  ATTRIBUTE \ X\_INTERFACE\_INFO\ OF\ clka:\ SIGNAL\ IS\ "xilinx.com:interface:bram:1.0\ BRAM\_FORTA\ CLK";
  U0 : blk_mem_gen_v8_4_3
      GENERIC MAP (
          C_FAMILY => "artix7",
           C XDEVICEFAMILY => "artix7".
           C_ELABORATION_DIR \Rightarrow "./",
           C INTERFACE TYPE \Rightarrow 0.
           C AXI TYPE \Rightarrow 1,
           C AXI SLAVE TYPE \Rightarrow 0.
           C USE BRAM BLOCK \Rightarrow 0,
           C_ENABLE_32BIT_ADDRESS \Rightarrow 0,
           C CIRL ECC_ALGO \Rightarrow "NONE",
           C_HAS_AXI_D \Rightarrow 0,
           C_AXI_D_WDTH \Rightarrow 4,
           C_MEM_TYPE \Rightarrow 1,
           C_BYTE_SIZE \Rightarrow 9,
           C ALGORIIHM \Rightarrow 1,
           C_PRIM_TYPE \Rightarrow 1,
           C_LOAD_INIT_FILE \Rightarrow 0,
           C_INIT_FILE_NAME => "no_coe_file_loaded",
           \label{eq:c_intr_file} $\text{C_INIT\_FILE} \Longrightarrow \text{"blk\_mem\_gen\_0.mem"}\,,
           C USE DEFAULT DATA ⇒ 1,
          C DEFAULT DATA ⇒ "fff".
           C HAS RSTA \Rightarrow 0.
           C RST PRIORITY A ⇒ "CE".
           C_RSIRAM_A \Rightarrow 0,
           C_INITA_VAL \Rightarrow "0".
           C_HAS_ENA \Rightarrow 1,
           C HAS RECOEA \Rightarrow 0,
           C\_USE\_BYIE\_WEA \Rightarrow 0,
           C_WEA_WIDIH \Rightarrow 1,
           C_WRITE_MODE_A \Rightarrow "NO_CHANGE",
           C_{WRIIE_{WIDIH_A}} \Rightarrow 12,
           C_READ_WIDIH_A \Rightarrow 12,
           C_WRITE_DEPTH_A \Rightarrow 32000,
           C_READ_DEPIH_A \Rightarrow 32000,
          C_ADDRA_WIDIH \Rightarrow 15,
```

```
C HAS RSTB \Rightarrow 0.
  C_RST_PRIORITY_B \Rightarrow "CE",
  C_RSIRAM_B \Rightarrow 0,
  C_NTB_VAL \Rightarrow "0"
  C_HAS_ENB \Rightarrow 0,
  C_HAS_REGCEB \Rightarrow 0,
  C\_USE\_BYIE\_WEB \Rightarrow 0,
  C_WEB_WIDIH \Rightarrow 1,
  \label{eq:cwrite_mode_b} $\text{C_WRITE\_FIRST"}$\,,
  \label{eq:c_write_width_b} $\text{C_WRITE_WIDTH_B} \Rightarrow 12,
  C_READ_WIDIH_B \Rightarrow 12,
  C_WRITE_DEPTH_B \Rightarrow 32000,
  C_READ_DEPIH_B \Rightarrow 32000,
  C_ADDRB_WIDIH \Rightarrow 15,
  C_HAS_MEM_OUIPUT_REGS_A \Rightarrow 0,
  C HAS MEM_OUIPUT_REGS_B \Rightarrow 0,
  C HAS MUX OUTPUT REGS A \Rightarrow 0,
  C HAS MUX OUTPUT REGS B \Rightarrow 0,
   \begin{cal}C\end{cal} $\text{MUX\_PIPELINE\_STAGES} \Rightarrow 0\,, \end{cal} 
  C HAS SOFTECC INPUT REGS A \Rightarrow 0,
  C_HAS_SOFIECC_OUIPUT_REGS_B \Rightarrow 0,
  C_USE_SOFTECC \Rightarrow 0,
  C\_USE\_ECC \Rightarrow 0,
  C_EN_ECC_PIPE \Rightarrow 0,
  C_READ_LATENCY_A \Rightarrow 1,
  C_READ_LATENCY_B \Rightarrow 1,
  C_HAS_INJECTERR \Rightarrow 0,
   \hbox{C\_SIM\_COLLISION\_CHECK} \Rightarrow \hbox{"ALL"}\,,
  C_{COMMON_{CIK}} \Rightarrow 0,
  C_DISABLE_WARN_BHV_COLL \Rightarrow 0,
  C_{EN_{SLEEP_{PIN}} \Rightarrow 0}
  C USE URAM \Rightarrow 0,
  C_{EN_RDADDRA\_CHG} \Rightarrow 0,
  C EN RDADDRB CHG => 0.
  C_EN_DEEPSLEEP_PIN \Rightarrow 0.
  C EN SHUIDOWN PIN \Rightarrow 0.
  C_{EN_SAFEIY_CKT} \Rightarrow 0,
  C_DISABLE_WARN_BHV_RANGE \Rightarrow 0,
  C_COUNT_36K_BRAM \Rightarrow "11",
  \label{eq:count_18K_BRAM} $$ "0",
  C_EST_POWER_SUMMARY => "Estimated Power for IP
                                                                                    17.470026 mW
PORT MAP (
   clka \implies clka,
   rsta ⇒ '0',
   \mathrm{ena} \Longrightarrow \mathrm{ena}\,,
   regcea ⇒ '0',
   wea ⇒ wea,
   addra ⇒ addra.
   dina => dina.
   clkb ⇒ clkb,
   rstb => '0'.
   enb \implies '0',
   regceb ⇒ '0',
   \label{eq:web} \text{web} \Rightarrow \text{SID\_LOGIC\_VECTOR(TO\_UNSIGNED}(0\,,\ 1))\,,
   \mathrm{addrb} \, \Longrightarrow \, \mathrm{addrb} \, ,
   \label{eq:dinb} dinb \Rightarrow \text{SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\,\,12\,))}\,,
   \mathrm{doutb} \Longrightarrow \mathrm{doutb},
   injectsbiterr ⇒ '0',
   injectdbiterr ⇒ '0',
   eccpipece \Rightarrow '0',
   sleep \Rightarrow '0',
   deepsleep \Rightarrow '0',
  shutdown \Rightarrow '0',
  s_{aclk} \Rightarrow 0
   s_aresetn \Rightarrow '0',
  s_axi_awid \Rightarrow SID_LOGIC_VECTOR(TO_UNSIGNED(0, 4)),
  s axi awaddr => SID LOGIC VECTOR(TO UNSIGNED(0, 32)).
  s\_axi\_awlen \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0, 8)),
  s_axi_awsize \Rightarrow SID_LOGIC_VECTOR(TO_UNSIGNED(0, 3)),
   s\_axi\_awburst \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\ 2)\,)\,,
   s_axi_awvalid \Rightarrow '0'
   s\_axi\_wdata \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\ 12\,))\,,
   s\_axi\_wstrb \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0, 1)),
   s\_axi\_wlast \implies `0",
   s_axi_wvalid \Rightarrow '0',
   s_axi_bready \implies '0',
   s\_axi\_arid \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\ 4))\,,
   s\_axi\_araddr \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\ 32))\,,
   s\_axi\_arlen \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0\,,\,\,8))\,,
   s\_axi\_arsize \Rightarrow SID\_LOGIC\_VECTOR(TO\_UNSIGNED(0, 3)),
   s_axi_arburst \Rightarrow SID_LOGIC_VECTOR(TO_UNSIGNED(0, 2)),
```

```
\begin{split} s\_axi\_arvalid &\Rightarrow '0',\\ s\_axi\_rready &\Rightarrow '0',\\ s\_axi\_injectsbiterr &\Rightarrow '0',\\ s\_axi\_injectdbiterr &\Rightarrow '0'\\ );\\ END blk\_mem\_gen\_0\_arch; \end{split}
```

6.2.5 绘画模块

```
'timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 28.11.2021 10:05:44
// Design Name:
// Module Name: PNT
// Project Name:
// Target Devices:
// Tool Versions:
// \ \ Description:
// Dependencies:
// Revision:
// Revision 0.01- File Created
// Additional Comments:
module PNT(input clk,
          rstn,
          input up,
          input down,
           input left,
          input right,
           input [3:0] red,
           input [3:0] green,
           input [3:0] blue,
           input draw
           output [3:0] pred,
           output [3:0] pgreen,
          output [3:0] pblue,
          output hs,
          output vs);
    wire[14:0]waddr,raddr;
    wire[11:0]wdata,rdata;
    wire \ we, pclk, hen, ven, up\_tb, down\_tb, left\_tb, right\_tb, up\_ps, down\_ps, left\_ps, right\_ps;\\
    DB db0(up, clk, up_tb);
    PS ps0(up_tb,clk,up_ps);
    DB db1(down, clk, down_tb);
    {\rm PS\ ps1}({\rm down\_tb}, {\rm clk\,, down\_ps})\,;
    D\!B\ db2(\,left\,,clk\,,left\_tb\,)\,;
    PS \ ps2(\ left\_tb \,, clk \,, left\_ps \,) \,;
    DB db3(right,clk,right_tb);
    PS\ ps3(right\_tb,clk,right\_ps);
    DIR dir(clk,pclk);
    PCU\ pcu(clk,rstn,draw,\{right\_ps,left\_ps,down\_ps,up\_ps\},\{red,green,blue\},waddr,wdata,we);\\
    blk\_mem\_gen\_0\ vram(.addra(waddr),.clka(clk),.dina(wdata),.addrb(raddr),.clkb(pclk),.ena(we),.wea(we),.doutb(rdata));\\
    V\!D\!S\ vds(hen,ven,pclk,rstn,rdata,raddr,\{pred,pgreen,pblue\});
    V\!DT\ vdt(pclk,rstn,hen,ven,hs,vs);
endmodule
```

6.3 RTL 分析




图 10: RTL 分析电路图

6.4 约束文件

```
## This file is a general .xdc for the Nexys4 DDR Rev. C
## To use it in a project:
##- uncomment the lines corresponding to used pins
##- rename the used ports (in each line, after get_ports) according to the top level signal names in the project
## Clock signal
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {clk}];
##Switches
set_property -dict { PACKAGE_PIN J15
                                                 \begin{array}{c} {\rm IOSTANDARD\;LVCMOS33\;\}\;\;[get\_ports\;\;\{\;\;{\rm red}\,[0\,]\;\;\}];\;\#\!IO\_L24N\_T3\_RS0\_15\;\;Sch\!\!\!=\!\!sw}[0] } \\ \end{array} 
set_property -dict { PACKAGE_PIN L16
                                                  \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ \mathtt{red} [1]\ \}]; \ \# \hbox{\tt IO\_L3N\_T0\_DQS\_EMCCLK\_14\ Sch=sw} [1] 
set_property -dict { PACKAGE_PIN M13
                                                 {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\ {\tt red}\,[2]\ \}];\ \#{\tt IO\_L6N\_T0\_D08\_VREF\_14\ Sch=sw}\,[2]
set_property -dict { PACKAGE_PIN R15
                                                 \hbox{\hbox{\it IOSTANDARD LVCMOS33} } \ [\hbox{\hbox{\it get\_ports}} \ \{ \ \hbox{\hbox{\it red}} \ [3] \ \ \}]; \ \#\hbox{\hbox{\it IO\_L13N\_T2\_MRCC\_14}} \ \hbox{Sch=\!sw} \ [3]
set_property -dict { PACKAGE_PIN R17
                                                 {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;green[0]\;\;\}];\;\#\!\!\!\!/O\_L12N\_T1\_MRCC\_14\;Sch\!\!\!\!=\!\!sw[4]}
                                                 {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\tt\ green[1]\ \}];\ \# IO\_L7N\_T1\_D10\_14\ Sch=\!sw[5]
set_property -dict { PACKAGE_PIN T18
                                                  \hbox{IOSTANDARD LVCMOS33 } \ \ [\hbox{get\_ports } \{ \ \hbox{green} [2] \ \ \}]; \ \#\hbox{IO\_L17N\_T2\_A13\_D29\_14 Sch=sw} [6] \\
set_property -dict { PACKAGE_PIN U18
set_property -dict { PACKAGE_PIN R13 | IOSTANDARD LVCMOS33 } [get_ports { green [3] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
set_property -dict { PACKAGE_PIN T8
                                                 {\tt IOSTANDARD\ LVCMOS18\ }\ [{\tt get\_ports\ }\{\ blue[0]\ \}];\ \#{\tt IO\_L24N\_T3\_34\ Sch=sw[8]}
set_property -dict { PACKAGE_PIN U8
                                                 IOSTANDARD LVCMOS18 } [get_ports { blue[1] }]; #IO_25_34 Sch=sw[9]
                                                 {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt get\_ports\ \{\ blue[2]\ \}];\ \#\!\!\!\!/O\_L15P\_T2\_DQS\_RDWR\_B\_14\ Sch\!\!\!\!=\!\!sw[10]
set property -dict { PACKAGE PIN R16
set_property -dict { PACKAGE_PIN T13
                                                 IOSTANDARD LVCMOS33 } [get_ports { blue[3] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
                                                  {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt get\_ports\ \{\ SW[12]\ \}];\ \#IO\_L24P\_T3\_35\ Sch\!\!=\!\!sw[12]
#set_property -dict { PACKAGE_PIN H6
#set property -dict { PACKAGE PIN U12
                                                   \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \ \{\ \texttt{SW[13]}\ \ \}]; \ \#\texttt{IO\_L20P\_T3\_A08\_D24\_14\ Sch=sw[13]} 
#set_property -dict { PACKAGE PIN U11
                                                  {\tt IOSTANDARD\ LVCMOS33\ }\ [{\tt get\_ports\ }\{\ SW[14]\ \}];\ \#{\tt IO\_L19N\_T3\_A09\_D25\_VREF\_14\ Sch=sw}[14]
set_property -dict { PACKAGE_PIN V10 | IOSTANDARD LVCMOS33 } [get_ports { draw }]; #IO_L2IP_T3_DQS_14 Sch=sw[15]
## LEDs
#set_property -dict { PACKAGE_PIN H17
                                                   \hbox{IOSTANDARD LVCMOS33 } \ [\hbox{get\_ports } \{ \ \hbox{LED}[0] \ \}]; \ \#\hbox{IO\_L18P\_T2\_A24\_15 Sch=led} \ [0] \\
#set_property -dict { PACKAGE_PIN K15
                                                  IOSTANDARD LVCMOS33 } [get_ports { LED[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
#set_property -dict { PACKAGE_PIN J13
                                                  {\tt IOSTANDARD\ LVCMOS33\ }\ [{\tt get\_ports\ }\{\ {\tt LED[2]\ }\}];\ \#{\tt IO\_L17N\_T2\_A25\_15\ Sch=led\ }[2]
#set_property -dict { PACKAGE_PIN N14
                                                  {\tt IOSTANDARD\ LVCMOS33\ }\ [{\tt get\_ports\ }\{\ {\tt LED[3]\ }\}];\ {\it \#IO\_L8P\_T1\_D11\_14\ Sch=led\ }[3]
#set_property -dict { PACKAGE_PIN R18
                                                   \hbox{IOSTANDARD LVCMOS33 } \ [ \hbox{get\_ports } \{ \ \hbox{LED[4]} \ \} ]; \ \#\hbox{IO\_L7P\_T1\_D09\_14 Sch=led[4]} \\
#set_property -dict { PACKAGE_PIN V17
                                                  {\tt IOSTANDARD\ LVCMOS33\ }\ [{\tt get\_ports\ }\{\ {\tt LED[5]\ }\}];\ \#{\tt IO\_L18N\_T2\_A11\_D27\_14\ Sch=led\,[5]}
#set_property -dict { PACKAGE_PIN U17
                                                   \hbox{\tt IOSTANDARD\,LVCMOS33~} \ \ [\texttt{get\_ports} \ \ \{ \ \ \texttt{LED[6]} \ \ \}]; \ \ \#\texttt{O\_L17P\_T2\_A14\_D30\_14\ Sch=led[6]}
```

11 系 20 级 3 班

郭铨雪 PB20111712

2021年11月29日

```
#set_property -dict { PACKACE_PIN U16 | IOSTANDARD LVCMOS33 } [get_ports { LED[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
#set_property -dict { PACKAGE_PIN V16
                                                       \verb|IOSTANDARD| \ LVCMOS33| \ [ \texttt{get\_ports} \ \{ \ LED[8] \ \} ]; \ \#IO\_L16N\_T2\_A15\_D31\_14 \ Sch=led \ [8]
#set_property -dict { PACKAGE_PIN T15
                                                       \verb|IOSTANDARD LVCMOS33| [get\_ports { LED[9] }]; \#|O\_L14N\_T2\_SRCC\_14 Sch=led[9]
#set_property -dict { PACKAGE_PIN U14
                                                        \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ \mathtt{LED}[10]\ \}];\ \#\mathtt{IO\_L22P\_T3\_A05\_D21\_14\ Sch=led}\ [10] 
#set_property -dict { PACKAGE_PIN T16
                                                       {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\ \tt{LED}[11]\ \ \}];\ \#\tt{IO\_L15N\_T2\_DQS\_DOUT\_CSO\_B\_14\ Sch=led}\ [11]
#set_property -dict { PACKAGE_PIN V15
                                                       \verb|IOSTANDARD| LVCMOS33| [get\_ports { LED[12] }]; \#IO\_L16P\_T2\_CSI\_B\_14 Sch=led[12]
#set_property -dict { PACKAGE_PIN V14
                                                        \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \ \{\ \texttt{LED}[13]\ \ \}]; \ \# \hbox{\tt IO\_L22N\_T3\_A04\_D20\_14\ Sch=led}\ [13] 
                                                        \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \ \{\ \texttt{LED}[14]\ \ \}]; \ \ \#\texttt{IO\_L20N\_T3\_A07\_D23\_14\ Sch=led}\ [14] 
#set property -dict { PACKAGE PIN V12
#set_property -dict { PACKAGE_PIN V11
                                                       {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\ LED[15]\ \ \}];\ \#O\_L2IN\_T3\_DQS\_A06\_D22\_14\ Sch=led\,[15]
#set_property -dict { PACKAGE_PIN R12 | IOSTANDARD LVCMOS33 } [get_ports { LED16_B }]; #IO_L5P_T0_D06_14 Sch=led16_b
#set_property -dict { PACKAGE_PIN M16
                                                       \verb|IOSTANDARD| LVCMOS33| [get\_ports { LED16\_G }]; \#|IO\_L10P\_T1\_D14\_14 Sch=|ed16\_g|
#set_property -dict { PACKAGE_PIN N15
                                                       IOSTANDARD LVCMOS33 } [get_ports { LED16_R }]; #IO_L11P_T1_SRCC_14 Sch=led16_r
                                                       IOSTANDARD LVCMOS33 } [get_ports { LED17_B }]; #IO_L15N_T2_DQS_ADV_B_15 Sch=led17_b
#set_property -dict { PACKAGE_PIN G14
#set property -dict { PACKAGE PIN R11
                                                       IOSTANDARD LVCMOS33 } [get_ports { LED17 G }]; #IO 0 14 Sch=led17 g
#set_property -dict { PACKAGE_PIN N16
                                                       IOSTANDARD LVCMOS33 } [get_ports { LED17_R }]; #IO_L11N_T1_SRCC_14 Sch=led17_r
##7 segment display
#set_property -dict { PACKAGE_PIN T10
                                                       {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;CA\;\}];\;\#IO\_L24N\_T3\_A00\_D16\_14\;Sch=ca}
#set_property -dict { PACKAGE_PIN R10
                                                       #set_property -dict { PACKAGE_PIN K16
                                                       #set_property -dict { PACKAGE_PIN K13
                                                       #set_property -dict { PACKAGE_PIN P15
                                                       IOSTANDARD LVCMOS33 } [get_ports { CE }]; #IO_L13P_T2_MRCC_14 Sch=ce
#set property -dict { PACKAGE PIN T11
                                                       IOSTANDARD LVCMOS33 } [get_ports { CF }]; #IO_L19P_T3_A10_D26_14 Sch=cf
#set_property -dict { PACKAGE_PIN L18
                                                       {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;CG\;\}];\;\#{\tt IO\_L4P\_T0\_D04\_14\;Sch=cg}}
#set_property -dict { PACKAGE_PIN H15 | IOSTANDARD LVCMOS33 } [get_ports { DP }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
                                                       IOSTANDARD LVCMOS33 } [get_ports { AN[0] }]; #IO_L23P_T3_FOE_B_15 Sch=an[0]
#set property -dict { PACKAGE PIN J17
#set_property -dict { PACKAGE_PIN J18
                                                       IOSTANDARD LVCMOS33 } [get_ports { AN[1] }]; #IO_L23N_T3_FWE_B_15_Sch=an[1]
#set property -dict { PACKAGE PIN T9
                                                        \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ AN[2]\ \}];\ \# \hbox{\tt IO\_L24P\_T3\_A01\_D17\_14\ Sch=an[2]} 
                                                       IOSTANDARD LVCMOS33 } [get_ports { AN[3] }]; #IO_L19P_T3_A22_15 Sch=an[3]
#set property -dict { PACKAGE PIN J14
                                                       \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports\ }\{\ AN[4]\ \ \}];\ \#O\_L8N\_T1\_D12\_14\ Sch=an[4]
#set_property -dict { PACKAGE_PIN P14
#set_property -dict { PACKAGE PIN T14
                                                       \verb|IOSTANDARD LVCMOS33| [get\_ports { AN[5] }]; \#IO\_L14P\_T2\_SRCC\_14 Sch=an[5]
#set_property -dict { PACKAGE_PIN K2
                                                       \verb|IOSTANDARD| \ LVCMOS33 \ \} \ \ [\texttt{get\_ports} \ \{ \ AN[6] \ \ \}]; \ \#O\_L23P\_T3\_35 \ \ Sch=an[6]
#set_property -dict { PACKAGE_PIN U13
                                                        \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ AN[7]\ \ \}]; \ \# \hbox{\tt IO\_L23N\_T3\_A02\_D18\_14\ Sch=an} \ [7] 
##Buttons
set\_property-dict \ \{ \ PACKACE\_PIN \ C12 \quad IOSTANDARD \ LVCMOS33 \ \} \ [get\_ports \ \{ \ rstn \ \}]; \ \#O\_L3P\_T0\_DQS\_AD1P\_15 \ Sch=cpu\_resetn \ Annual Constraints \ Annual Cons
#set_property -dict { PACKAGE_FIN N17 | IOSTANDARD LVCMOS33 } [get_ports { BINC }]; #IO_L9P_T1_DQS_14 Sch=btnc
set_property -dict { PACKACE_PIN M18 | IOSTANDARD LVCMOS33 } [get_ports { up }]; #IO_L4N_T0_D05_14 Sch=btnu
set_property -dict { PACKACE_PIN P17 | IOSTANDARD LVCMOS33 } [get_ports { left }]; #IO_L12P_T1_MRCC_14 Sch=btn1
set_property -dict { PACKACE_PIN M17 | IOSTANDARD LVCMO833 } [get_ports { right }]; #IO_L10N_T1_D15_14 Sch=btnr
set_property -dict { PACKAGE_FIN P18 | IOSTANDARD LVCMOS33 } [get_ports { down }]; #IO_L9N_T1_DQS_D13_14 Sch=btnd
##Pmod Headers
##Pmod Header JA
\#set\_property-dict \ \{ \ PACKAGE\_FIN \ C17 \quad IOSTANDARD \ LVCMOS33 \ \} \ [get\_ports \ \{ \ JA[1] \ \}]; \ \#O\_L20N\_T3\_A19\_15 \ Sch=ja[1] \ \}
#set_property -dict { PACKAGE_PIN D18 | IOSTANDARD LVCMOS33 } [get_ports { JA[2] }]; #O_L21N_T3_DQ$_A18_15 Sch=ja[2]
#set_property -dict { PACKAGE_PIN E18
                                                      #set_property -dict { PACKAGE_PIN G17
                                                       {\tt IOSTANDARD\;LVCMOS33}~~ [~{\tt get\_ports}~~ \{~{\tt JA[4]}~~\}]; ~~ \#O\_L18N\_T2\_A23\_15~ Sch={\tt ja[4]}
#set_property -dict { PACKAGE_PIN D17
                                                       {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports\ }\{\ JA[7]\ \}];\ \#O\_L16N\_T2\_A27\_15\ Sch=ja[7]
#set_property -dict { PACKAGE_PIN E17
                                                        \hbox{IOSTANDARD LVCMOS33 } \ [\hbox{get\_ports \{ JA[8] \}}]; \ \#\hbox{IO\_L16P\_T2\_A28\_15 Sch=ja[8]} 
#set_property -dict { PACKAGE_PIN F18
                                                       #set_property -dict { PACKAGE_PIN G18
                                                       IOSTANDARD LVCMOS33 } [get_ports { JA[10] }]; #IO_L22P_T3_A17_15 Sch=ja[10]
##Pmod Header JB
#set_property -dict { PACKAGE_PIN D14 | IOSTANDARD LVCMOS33 } [get_ports { JB[1] }]; #IO_L1P_T0_AD0P_15 Sch=jb[1]
                                                       \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [\verb"get_ports" \{\ JB[2]\ \}]; \ \#\hbox{\tt IO\_L14N\_T2\_SRCC\_15\ Sch=jb} \ [2]
#set_property -dict { PACKAGE_PIN F16
#set_property -dict { PACKAGE_PIN G16
                                                       \verb|IOSTANDARD| LVCMOS33| [get\_ports { JB[3] }]; \#|O\_L13N\_T2\_MRCC\_15 Sch=jb[3]
#set_property -dict { PACKAGE_PIN H14
                                                       {\tt IOSTANDARD\;LVCMOS33}~\}~[{\tt get\_ports}~\{~{\tt JB[4]}~\}];~\#{\tt IO\_L15P\_T2\_DQS\_15\;Sch=jb\,[4]}
#set_property -dict { PACKAGE_PIN E16
                                                       \verb|IOSTANDARD| LVCMOS33| est_ports { JB[7] }]; \#|O\_L11N\_T1\_SRCC\_15 Sch=jb[7]
#set_property -dict { PACKAGE_PIN F13
                                                        \hbox{IOSTANDARD LVCMOS33 } \ [\hbox{get\_ports \{ JB[8] \}}]; \ \#\hbox{O\_L5P\_T0\_AD9P\_15 Sch=jb[8]} 
#set_property -dict { PACKAGE_PIN G13
                                                       {\tt IOSTANDARD\; LVCMOS33} } [get_ports { JB[9] }]; #IO_0_15 Sch=jb[9]
#set_property -dict { PACKAGE_PIN H16
                                                       {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\ JB[10]\ \}];\ \#\!IO\_L13P\_T2\_MRCC\_15\ Sch=jb\,[10]
##Pmod Header JC
#set_property -dict { PACKAGE_PIN K1
                                                       {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\ JC[1]\ \}];\ \#IO\_L23N\_T3\_35\ Sch=jc[1]
#set property -dict { PACKAGE PIN F6
                                                       IOSTANDARD LVCMOS33 } [get_ports { JC[2] }]; #IO_L19N_T3_VREF_35 Sch=jc[2]
```

```
#set_property -dict { PACKAGE_PIN J2
                                                      #set_property -dict { PACKAGE_PIN G6
                                                      \hbox{IOSTANDARD LVCMOS33} \ \ [\hbox{get\_ports} \ \{ \ \ JC[4] \ \ \}]; \ \#O\_L19P\_T3\_35 \ \ Sch=jc[4]
#set_property -dict { PACKAGE_PIN E7
                                                      #set_property -dict { PACKAGE_PIN J3
                                                       \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \ \{\ \ \texttt{JC[8]}\ \ \}]; \ \#\texttt{IO\_L22P\_T3\_35\ Sch=jc[8]} 
#set_property -dict { PACKAGE_PIN J4
                                                      \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [\verb|get_ports|\ \{\>| JC[9]\>\>\}];\ \#\hbox{\tt IO\_L21P\_T3\_DQS\_35\ Sch=jc}[9]
#set_property -dict { PACKAGE_PIN E6
                                                      \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports\ }\{\ JC[10]\ \}];\ \hbox{\tt\#IO\_L5P\_T0\_AD13P\_35\ Sch=jc}\ [10]
##Pmod Header JD
#set_property -dict { PACKAGE_PIN H4
                                                       \hbox{IOSTANDARD LVCMOS33 } \ [ \hbox{get\_ports } \{ \ \hbox{JD[1]} \ \} ]; \ \#\hbox{O\_L21N\_T3\_DQS\_35 Sch=jd[1]} 
#set_property -dict { PACKAGE_PIN H1
                                                      {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;JD[2]\;\;\}];\;\#\!IO\_L17P\_T2\_35\;Sch\!=\!jd\,[2]}
#set_property -dict { PACKAGE_PIN G1
                                                      IOSTANDARD LVCMOS33 } [get_ports { JD[4] }]; #IO_L20N_T3_35 Sch=jd[4]
#set_property -dict { PACKAGE_PIN G3
                                                      {\tt IOSTANDARD\;LVCMOS33}~~ [~{\tt get\_ports}~~ \{~{\tt JD[7]}~~\}]; ~~ \#O\_L15P\_T2\_DQS\_35~ Sch={\tt jd}~[7]
#set property -dict { PACKAGE PIN H2
#set_property -dict { PACKAGE_PIN G4
                                                      #set_property -dict { PACKAGE PIN G2
                                                       \hbox{IOSTANDARD LVCMOS33 } \ [\hbox{get\_ports} \ \{ \ \hbox{JD[9]} \ \}]; \ \#\hbox{IO\_L15N\_T2\_DQS\_35 Sch=jd[9]} \\
                                                      \hbox{\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports\ }\{\ JD[10]\ \}];\ \#\hbox{\tt IO\_L13N\_T2\_MRCC\_35\ Sch=jd}[10]
#set_property -dict { PACKAGE_PIN F3
##Pmod Header JXADC
#set_property -dict { PACKAGE_PIN A13 | IOSTANDARD LVDS
                                                                                  \label{eq:cont_ports} $$ [ get\_ports { XA_P[1] } ]; $\#O_L9P_T1_DQS_AD3P_15 Sch=xa_p[1] $$ $$
                                                                                  #set_property -dict { PACKAGE_PIN A16 IOSTANDARD LVDS
#set_property -dict { PACKAGE_PIN A15 | IOSTANDARD LVDS
                                                                                  } [get_ports { XA_P[2] }]; #IO_L8P_T1_AD10P_15 Sch=xa_p[2]
#set_property -dict { PACKAGE_PIN B17
                                                      IOSTANDARD LVDS
                                                                                  } [get_ports { XA_N[3] }]; #IO_L7N_T1_AD2N_15 Sch=xa_n[3]
#set_property -dict { PACKAGE_PIN B16 | IOSTANDARD LVDS
                                                                                  } [get_ports { XA_P[3] }]; #IO_L7P_T1_AD2P_15 Sch=xa_p[3]
#set_property -dict { PACKAGE_PIN A18
                                                      IOSTANDARD LVDS
                                                                                  } [get_ports { XA_N[4] }]; #IO_L10N_T1_AD11N_15 Sch=xa_n[4]
} [get_ports { XA_P[4] }]; #IO_L10P_T1_AD11P_15 Sch=xa_p[4]
##VGA Connector
set property -dict { PACKAGE PIN A3
                                                    IOSTANDARD LVCMOS33 } [get_ports { pred[0] }]; #IO_L8N_T1_AD14N_35 Sch=vga_r[0]
set_property -dict { PACKAGE_PIN B4
                                                     \verb|IOSTANDARD| LVCMOS33| [get\_ports { pred[1] }]; \#|O\_L7N\_T1\_AD6N\_35| Sch=vga\_r[1]|
set_property -dict { PACKAGE_PIN C5
                                                     {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;pred\,[2]\;\;\}];\;\#\!IO\_L1N\_T0\_AD4N\_35\;Sch\!\!=\!\!vga\_r[2]}
set_property -dict { PACKAGE_PIN A4
                                                     {\tt IOSTANDARD\,LVCMOS33~\}~[get\_ports~\{~pred[3]~\}];~\#O\_L8P\_T1\_AD14P\_35~Sch=vga\_r[3]}
set_property -dict { PACKAGE_PIN C6
                                                      \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ \texttt{pgreen}[0]\ \}];\ \#\texttt{O\_LiP\_T0\_AD4P\_35\ Sch=vga\_g}[0] 
set_property -dict { PACKAGE_PIN A5
                                                      \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ \texttt{pgreen}\ [1]\ \}]; \ \#\texttt{O\_L3N\_T0\_DQS\_AD5N\_35\ Sch=vga\_g} [1] 
set_property -dict { PACKAGE_PIN B6
                                                    IOSTANDARD\ LVCMOS33\ \}\ [get\_ports\ \{\ pgreen\ [2]\ \}];\ \#IO\_L2N\_T0\_AD12N\_35\ Sch=vga\_g\ [2]
set_property -dict { PACKAGE_PIN A6
                                                      \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \ \{\ \ \texttt{pgreen}\ [3]\ \ \}];\ \ \#\texttt{O\_L3P\_T0\_DQS\_AD5P\_35\ Sch=vga\_g} [3] 
                                                      \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports\ } \{\ \texttt{pblue}[0]\ \}]; \ \#\texttt{O\_L2P\_T0\_AD12P\_35\ Sch=vga\_b}[0] 
set_property -dict { PACKAGE_PIN B7
set_property -dict { PACKAGE_PIN C7
                                                     {\tt IOSTANDARD\;LVCMOS33}~\}~[{\tt get\_ports}~\{~pblue[1]~\}];~\#{\tt IO\_L4N\_T0\_35\;Sch=vga\_b[1]}
set_property -dict { PACKAGE_PIN D7
                                                      \begin{tabular}{ll}  \begin
set_property -dict { PACKAGE_PIN D8
                                                     {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports\ }\{\ pblue[3]\ \}];\ \#{\tt IO\_L4P\_T0\_35\ Sch=vga\_b[3]}
set_property -dict { PACKAGE_PIN B11 | IOSTANDARD LVCMOS33 } [get_ports { hs}]; #IO_L4P_T0_15 Sch=vga_hs
set_property -dict { PACKAGE_PIN B12 | IOSTANDARD LVCMOS33 } [get_ports { vs}]; #O_L3N_T0_DQS_ADIN_15 Sch=vga_vs
##Micro SD Connector
#set_property -dict { PACKAGE PIN E2
                                                      IOSTANDARD LVCMOS33 } [get_ports { SD_RESET }]; #IO_L14P_T2_SRCC_35 Sch=sd_reset
#set_property -dict { PACKAGE_PIN A1
                                                      {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;SD\_CD\;\;\}];\;\#{\tt IO\_L9N\_T1\_DQS\_AD7N\_35\;Sch=sd\_cd}}
#set_property -dict { PACKAGE_PIN B1
                                                      \verb|IOSTANDARD| \ LVCMOS33 \ \} \ [ \texttt{get\_ports} \ \{ \ \texttt{SD\_SCK} \ \} ]; \ \# \texttt{IO\_L9P\_T1\_DQS\_AD7P\_35} \ \ \texttt{Sch=sd\_sck}
#set_property -dict { PACKAGE_PIN C1
                                                      \verb|IOSTANDARD| LVCMOS33| est_ports { SD_CMD } ]; \#O\_L16N\_T2\_35 \ Sch=sd\_cmd
#set_property -dict { PACKAGE_PIN C2
                                                      \verb|IOSTANDARD| \ LVCMOS33 \ \} \ [\verb|get_ports| \ \{ \ SD\_DAT[0] \ \}]; \ \#IO\_L16P\_T2\_35 \ Sch=sd\_dat[0]
#set_property -dict { PACKAGE_PIN E1
                                                      \verb|IOSTANDARD| LVCMOS33| [get\_ports { SD\_DAT[1] }]; \#|O\_L18N\_T2\_35| Sch=sd\_dat[1]|
#set_property -dict { PACKAGE_PIN F1
                                                      \verb|IOSTANDARD| \ LVCMOS33| \ [get\_ports \ \{ \ SD\_DAT[2] \ \}]; \ \#IO\_L18P\_T2\_35 \ Sch=sd\_dat[2]
                                                      {\tt IOSTANDARD\ LVCMOS33\ }\ [\tt{get\_ports}\ \{\ SD\_DAT[3]\ \}];\ \#\!IO\_L14N\_T2\_SRCC\_35\ Sch=\!sd\_dat[3]
#set_property -dict { PACKAGE_PIN D2
##Accelerometer
#set property -dict { PACKAGE PIN F15
                                                      IOSTANDARD LVCMOS33 } [get ports { ACL SCIK }]; #IO L14P T2 SRCC 15 Sch=acl sclk
#set_property -dict { PACKAGE PIN D15 | IOSTANDARD LVCMOS33 } [get_ports { ACL_CSN }]; #IO_L12P_T1_MRCC_15 Sch=acl_csn
#set_property -dict { PACKAGE_PIN B13
                                                      \verb|IOSTANDARD LVCMOS33| [get\_ports { ACL\_INT[1] }]; \#|O\_L2P\_T0\_AD8P\_15 Sch=acl\_int[1]|
\#set\_property-dict \ \{ PACKACE\_PIN \ C16 \quad \#STANDARD \ LVCMOS33 \ \} \ [get\_ports \ \{ \ ACL\_INT[2] \ \}]; \ \#O\_L20P\_T3\_A20\_15 \ Sch=acl\_int[2] \ \} \}
##Temperature Sensor
#set_property -dict { PACKAGE_PIN C14
                                                      {\tt IOSTANDARD\;LVCMOS33\;} \ [\tt{get\_ports}\ \{\; TMP\_SCL\ \}]; \ \#{\tt IO\_LIN\_T0\_AD0N\_15\;Sch=tmp\_scl}
#set_property -dict { PACKAGE_PIN C15
                                                      \verb|IOSTANDARD| LVCMOS33| [get\_ports { TMP\_SDA}]; \#|O\_L12N\_T1\_MRCC\_15 Sch=tmp\_sda|
#set_property -dict { PACKAGE_PIN D13
                                                      \verb|IOSTANDARD| LVCMOS33| $ [ \texttt{get\_ports} \ \{ \ \texttt{TMP\_INT} \ \} ]; \ \# \texttt{IO\_L6N\_T0\_VREF\_15} \ Sch=\texttt{tmp\_int} \\
                                                      {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;TMP\_CT\;\}];\;\#IO\_L2N\_T0\_AD8N\_15\;Sch=tmp\_ct}
#set property -dict { PACKAGE PIN B14
##Omnidirectional Microphone
#set_property -dict { PACKAGE_PIN J5 | IOSTANDARD LVCMOS3 } [get_ports { M_CIK }]; #IO_25_35 Sch=m_clk
```

实 验 报 告

11 系 20 级 3 班

郭耸雪 PB20111712

2021年11月29日

```
#set_property -dict { PACKAGE_PIN H5
                                       #set_property -dict { PACKAGE_PIN F5
                                       {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;M\_LRSEL\;\}];\;\#IO\_0\_35\;Sch\!\!=\!\!m\_lrsel}
##WM Audio Amplifier
\verb|IOSTANDARD| \ LVCMOS33 \ \} \ [ \texttt{get\_ports} \ \{ \ AUD\_SD \ \} ]; \ \#IO\_L6P\_T0\_15 \ Sch=aud\_sd
#set_property -dict { PACKAGE_PIN D12
##USB-RS232 Interface
#set_property -dict { PACKAGE_PIN C4
                                       IOSTANDARD LVCMOS33 } [get_ports { UART_TXD_IN }]; #IO_L7P_T1_AD6P_35 Sch=uart_txd_in
                                       IOSTANDARD LVCMOS33 } [get_ports { UART_RXD_OUT }]; #IO_L11N_T1_SRCC_35 Sch=uart_rxd_out
#set_property -dict { PACKAGE_PIN D4
#set property -dict { PACKAGE PIN D3
                                       IOSTANDARD LVCMOS33 } [get ports { UART CIS }]; #IO L12N T1 MRCC 35 Sch=uart cts
                                       #set_property -{\rm dict}~\{{\rm PACKAGE\_PIN~E5}
##USB HID (PS/2)
#set_property -dict { PACKAGE_PIN F4
                                       {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;PS2\_CLK\;\;\}];\;\#O\_L13P\_T2\_MRCC\_35\;Sch=ps2\_clk\;}
#set_property -dict { PACKAGE_PIN B2
                                       {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;PS2\_DATA\;\;\}];\;\#IO\_L10N\_T1\_AD15N\_35\;Sch=ps2\_data}
##SMSC Ethernet PHY
                                       #set_property -dict { PACKAGE_PIN C9
#set_property -dict { PACKAGE_PIN A9
                                       \verb|IOSTANDARD| LVCMOS33| [get_ports { EIH_MDIO }]; \#O_L14N_T2\_SRCC\_16 Sch=eth\_mdio| \\
#set_property -dict { PACKAGE_PIN B3
                                       {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;EIH\_RSIN\;\}];\;\#IO\_L10P\_T1\_AD15P\_35\;Sch=eth\_rstn}
#set_property -dict { PACKAGE_PIN D9
                                       \verb|IOSTANDARD| LVCMOS33| [get\_ports { EIH\_CRSDV }]; \#IO\_L6N\_T0\_VREF\_16 Sch=eth\_crsdv|
#set_property -dict { PACKAGE_PIN C10
                                       IOSTANDARD LVCMOS33 } [get_ports { EIH_RXERR }]; #IO_L13N_T2_MRCC_16 Sch=eth_rxerr
                                       IOSTANDARD LVCMOS33 } [get_ports { EIH_RXD[0] }]; #IO_L13P_T2_MRCC_16 Sch=eth_rxd[0]
#set property -dict { PACKAGE PIN C11
                                        \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ EIH\_RXD[1]\ \}]; \ \#O\_L19N\_T3\_VREF\_16\ Sch=eth\_rxd[1] 
#set_property -dict { PACKAGE_PIN D10
                                       \verb|IOSTANDARD| \ LVCMOS33 \ \} \ [get\_ports \ \{ \ EIH\_TXEN \ \}]; \ \#O\_L11N\_T1\_SRCC\_16 \ Sch=eth\_txen
#set_property -dict { PACKAGE_PIN B9
                                       \verb|IOSTANDARD| LVCMOS33| [get\_ports { EIH\_TXD[0] }]; \#IO\_L14P\_T2\_SRCC\_16 Sch=eth\_txd[0]
#set_property -dict { PACKAGE_PIN A10
                                       \verb|IOSTANDARD| LVCMOS33| est_ports| \{ EIH\_TXD[1] \} | \#O\_L12N\_T1\_MRCC\_16 \\ Sch=eth\_txd[1] \\
#set_property -dict { PACKAGE_PIN A8
#set_property -dict { PACKAGE_PIN D5
                                       \verb|IOSTANDARD LVCMOS33| $$ [get\_ports { EIH\_REFCLK }]; $$\#O\_L11P\_T1\_SRCC\_35 Sch=eth\_refclk $$ $$
#set_property -dict { PACKAGE_PIN B8
                                       {\tt IOSTANDARD\;LVCMOS33\;\}\;[get\_ports\;\{\;E\PiH\_ININ\;\}];\;\#IO\_L12P\_T1\_MRCC\_16\;Sch=eth\_intn}
##Quad SPI Flash
#set_property -dict { PACKAGE_PIN K17
                                       \verb|IOSTANDARD| LVCMOS33| [get\_ports { QSPI\_DQ[0] }]; \#|O\_L1P\_T0\_D00\_MOSI\_14 Sch=qspi\_dq[0]|
                                        \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ \ [\texttt{get\_ports}\ \{\ QSPI\_DQ[1]\ \ \}]; \ \#IO\_LIN\_T0\_D01\_DIN\_14\ Sch=qspi\_dq[1] 
#set_property -dict { PACKAGE_PIN K18
#set_property -dict { PACKAGE_PIN L14
                                       {\tt IOSTANDARD\ LVCMOS33\ }\ [{\tt get\_ports}\ \{\ QSPI\_DQ[2]\ \}];\ \#{\tt IO\_L2P\_T0\_D02\_14\ Sch=qspi\_dq[2]}
#set_property -dict { PACKAGE_PIN M14
                                        \hbox{\tt IOSTANDARD\ LVCMOS33\ } \ [\texttt{get\_ports}\ \{\ QSPL\_DQ[3]\ \}]; \ \#O\_L2N\_T0\_D03\_14\ Sch=qspi\_dq[3]
```

6.5 综合设计




图 11: 综合设计电路图

6.6 电路资源使用情况

Copyright 1986—2019 Xilinx, Inc. All Rights Reserved.

| Tool Version : Vivado v.2019.1 (win
64) Build 2552052 Fri May 24 14:49:42 MDT 2019

Date : Sun Nov 28 21:02:13 2021

| Host : DESKTOP-DMMMLO running 64—bit major release (build 9200)

| Command : report_utilization -file PNT_utilization_synth.rpt -pb PNT_utilization_synth.pb

| Design : PNT | Device : 7a100tcsg324-1

| Design State : Synthesized

Utilization Design Information

Table of Contents

- 1. Slice Logic
- 1.1 Summary of Registers by Type
- $2.\ \, {\rm Memory}$
- 3. DSP
- 4. IO and GT Specific
- 5. Clocking
- 6. Specific Feature
- 7. Primitives
- 8. Black Boxes
- 9. Instantiated Netlists
- 1. Slice Logic

| 4 | | | | |
|-----------------------|------|-------|-----------|--------|
| Site Type | Used | Fixed | Available | Util% |
| Slice LUTs* | 330 | 0 | 63400 | 0.52 |
| LUT as Logic | 330 | 0 | 63400 | 0.52 |
| LUT as Memory | 0 | 0 | 19000 | 0.00 |
| Slice Registers | 166 | 0 | 126800 | 0.13 |
| Register as Flip Flop | 162 | 0 | 126800 | 0.13 |
| Register as Latch | 4 | 0 | 126800 | < 0.01 |
| F7 Muxes | 0 | 0 | 31700 | 0.00 |
| F8 Muxes | 0 | 0 | 15850 | 0.00 |

实验报告

11 系 20 级 3 班

郭耸霄 PB20111712

2021年11月29日

* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Rum opt_design after synthesis, if not already

1.1 Summary of Registers by Type

| Total | Clock Enable | Synchronous | Asynchronous |
|-------|--------------|-------------|--------------|
| 0 | _ | - | - |
| 0 | _ | _ | Set |
| 0 | _ | _ | Reset |
| 0 | _ | Set | - |
| 0 | _ | Reset | - |
| 0 | Yes | _ | - |
| 0 | Yes | _ | Set |
| 4 | Yes | _ | Reset |
| 29 | Yes | Set | - |
| 133 | Yes | Reset | - |
| + | | | |

2. Memory

| + | | | | | |
|-----|--------------|------|-------|-----------|-------|
| | Site Type | Used | Fixed | Available | Util% |
| Blo | ock RAM Tile | 0 | 0 | 135 | 0.00 |
| F | AMB36/FIFO* | 0 | 0 | 135 | 0.00 |
| F | AMB18 | 0 | 0 | 270 | 0.00 |

$3.~\mathrm{DSP}$

| Site Type | Used | Fixed | Available | Util% |
|-----------|------|-------|-----------|-------|
| DSPs | 0 | 0 | 240 | 0.00 |

4. IO and GT Specific

| Site Type | Used | Fixed | Available | Util% |
|-----------------------------|--------------|-------|-----------|-------|
| Bonded IOB | 33 | 0 | 210 | 15.71 |
| Bonded IPADs | 0 | 0 | 2 | 0.00 |
| PHY_CONTROL | 0 | 0 | 6 | 0.00 |
| PHASER_REF | 0 | 0 | 6 | 0.00 |
| OUT_FIFO | 0 | 0 | 24 | 0.00 |
| IN_FIFO | 0 | 0 | 24 | 0.00 |
| IDELAYCTRL | 0 | 0 | 6 | 0.00 |
| IBUFDS | 0 | 0 | 202 | 0.00 |
| PHASER_OUT/PHASER_OUT_PHY | 0 | 0 | 24 | 0.00 |
| PHASER_IN/PHASER_IN_PHY | 0 | 0 | 24 | 0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY | 0 | 0 | 300 | 0.00 |
| ILOGIC | 0 | 0 | 210 | 0.00 |
| OLOGIC | 0 | 0 | 210 | 0.00 |
| | | lI | | |

5. Clocking

| Site Type | Used | Fixed | Available | Util% |
|------------|------|-------|-----------|--------------|
| BUFGCTRL | 2 | 0 | 32 | 6.25 |
| BUFIO | 0 | 0 | 24 | 0.00 |
| MMCME2_ADV | 0 | 0 | 6 | 0.00 |
| PLLE2_ADV | 0 | 0 | 6 | 0.00 |
| BUFMRŒ | 0 | 0 | 12 | 0.00 |
| BUFHCE | 0 | 0 | 96 | 0.00 |
| BUFR | 0 | 0 | 24 | 0.00 |
| + | | | | |

6. Specific Feature

| | | | ļ | |
|-------------|------|-------|-----------|-------|
| Site Type | Used | Fixed | Available | Util% |
| BSCANE2 | 0 | 0 | 4 | 0.00 |
| CAPTUREE2 | 0 | 0 | 1 | 0.00 |
| DNA_PORT | 0 | 0 | 1 | 0.00 |
| EFUSE_USR | 0 | 0 | 1 | 0.00 |
| FRAME_ECCE2 | 0 | 0 | 1 | 0.00 |
| ICAPE2 | 0 | 0 | 2 | 0.00 |
| PCIE_2_1 | 0 | 0 | 1 | 0.00 |
| STARTUPE2 | 0 | 0 | 1 | 0.00 |
| XADC | 0 | 0 | 1 | 0.00 |
| | | | | |

7. Primitives

| + | | |
|----------|------|---------------------|
| Ref Name | Used | Functional Category |
| FDRE | 133 | Flop & Latch |
| LUT2 | 99 | LUT |
| LUT4 | 86 | LUT |
| LUT6 | 76 | LUT |
| CARRY4 | 76 | CarryLogic |
| LUT3 | 71 | LUT |
| LUT5 | 52 | LUT |
| FDSE | 29 | Flop & Latch |
| LUT1 | 24 | LUT |
| BUF | 19 | IO |
| OBUF | 14 | IO |
| LDCE | 4 | Flop & Latch |
| BUFG | 2 | Clock |
| + | | |

8. Black Boxes

| Ref Name | Used |
|---------------|------|
| blk_mem_gen_0 | 1 |

9. Instantiated Netlists

| + | | + | | + |
|---|----------|---|-----------------------|---|
| | Ref Name | l | Used | |
| + | | - | | + |

6.7 下载结果



图 12: 下载结果

2021年11月29日

7 实验总结

7.1 Bug 分析

问题 1: 显示白色背景时,显示器没有任何显示。

原因 1: 为省事,将颜色信号输出与常量相接,导致显示器扫描到屏幕边缘及进行行、 场同步时也有颜色信号,以致显示出错。

修改 1: 使用时序逻辑判断给出颜色信号的时间,在屏幕边缘给出黑色。

问题 2: 显示色块时,显示器颜色混乱且频闪。

原因 2: 在同步计数器复位时,判断的当是其值为超尾值时再将其置为 0,导致每次场同步都错开一个像素位。

修改 2: 将复位条件设为计数器值与尾值相同。

问题 3: 绘图模块下载后,按动上下左右按钮导致的画笔方向更改与设计不一致。

原因 3: 在传入方向信号时,使用了位拼接运算符。位拼接运算符中靠右的信号编号为 0, 而我起初误认为靠左的信号编号为 0.

修改 3: 将位拼接运算符中的元素顺序颠倒。

7.2 收获与思考

本次实验可以说是这一系列实验中最有趣的一次,尤其是学到了显示器的显示原理。 虽然在课上讲解时感到这次实验内容很困难,但实际上并没有。经过前几次的实验,我初 步地掌握了模块化的数字系统设计方法,这也使我能在这次实验中比较快地完成任务。数 据通路和状态图,是数字系统设计中最为关键的两步。仔细、认真地完成它们,可以使后 续实验步骤更加容易。本次实验共用时约 9h,比想象中的少一半以上。

8 意见建议

本次实验建议一周完成,剩下一周用在改为两周完成的第5次实验。