











#### **Outline**


- Neuromorphic Computing
  - Field Programmable Analog Arrays
  - Other future platforms
- Reconfigurable Computing
- Benchmarking and Tools







### Rogues Gallery Recap




# Field Programmable Apples Appendix (FDAA)










## Why Physical / Analog














[Hasler and Marr 2013]


# Why Physical / Analog Computing?







#### <u>Digital Hitting Limits of Power Efficiency – Koomey's Law</u>




#### FPAAs enable Ultra-low







## Power Computing



The FPAA provides a mixed analog/digital platform with a general and configurable design that can be used create secure and legacy resistant mixed-signal devices











#### FPAA Classification Task





Embedded learning & classification: 20-30µW on full, 1s Nzero database (GOMAC 2016)


## FPAA Classification Examples





- 1. Built on Analog Vector-Matrix Multiplication (VMM), including in routing, Winner Take All (WTA), etc.
- 2. Initial Command-Word Classification (Hand-tuned Weights) (2015)
- 3. Biomedical classifier (Hand-tuned weights) and computational measures (Knee sounds, Heart monitoring)
- 4. Speech No-Speech Detector (Hand tuned weights)
- 5. Acoustic Classification and Learning:
- Developed Theory and Training Algorithm for VMM+WTA Classification
- Trained using modified Lincoln Lab's acoustic data set for Nzero program.
- Yielded correct detection on all sets

All of these classification tasks can be performed on a device that can fit in your pocket!



#### More Analog Classifier (VMM+WTA)




Tech | Novel Computing Hierarchies





#### <u>Classification + On-Line Training</u>











#### **SoC FPAAs in the Classroom**



























#### FPAA Toolflow and Examples – LPF example











#### FPAA Toolflow and Examples – Macro block inputs






mixed digital/analog blocks





























Routing diagram shows two linked hhNeuron models mapped onto the analog elements of the FPAA










#### FPAA Toolflow and Examples - hhNeuron










#### FPAA Toolflow and Examples – ML elements




#### **FPAA Infrastructure Details**









#### Pi-hosted FPAAs










### Other Neuromorphic Platforms

Near-term work with the FPAA is looking at interfacing with other neuromorphic APIs like EONS (Evolutionary Optimized Neuromorphic Systems)

Illustration (Interfacing with the FPAA is looking at interfacing with other neuromorphic APIs like EONS (Evolutionary Optimized Neuromorphic Systems)

RG also hosts open-source simulation tools like Nengo and frameworks like Fugu, as they become available.

We are also starting a new project using Intel Loihi through INRC! (Cloud access, Fall 2019)



Intel Nahuku 32-chip Loihi platform, picture courtesy of Mike Davies, INRC, 2019







#### FPGAs as Rogue Enablers





Tech | Novel Computing Hierarchies

Boards with HBM enable high bandwidth for mapping algorithms, machine learning, and neuromorphic computing (DANNA/Caspian from UTK)


Georgia Center for Research into







#### RG Benchmarking - Emu Microbench (STINGER)



Focused on Streaming BFS


Code available at <a href="https://github.com/ehein6/emu-microbench">https://github.com/ehein6/emu-microbench</a> and increasingly as part of Emu toolchain releases








#### **RG** Benchmarking - Spatter





#### **Code available at Spatter.io**

Spatter provides a new benchmark to evaluate gather/scatter accesses across different CPU and GPU platforms.

Emu and FPGA backends are in progress!







## RG Libraries – ParTI (Parallel Tensor Infrastructure)

Hardware

Multicore8 CPUs

**GPUs** 

Distributed8

Memory



#### ParTI!'Library

https://github.com/hpcgarage/ParTI



Baseline&ensor8
Routines

Tensor8
Decomposition

Algorithms









#### **RG** Libraries - ParTI

Data Structures/ Platforms	Algorithms	Multicore CPUs	GPUs	Distributed Systems	Emu
coo	СР	<b>√</b>	$\checkmark$	<b>√</b>	<b>√</b>
	Tucker				
HiCOO	СР		$\checkmark$		
	Tucker				


#### **RG** Tools - Kokkos







 Kokkos is a C++ library that is focused on performance portability through the mapping of parallel patterns




#### RG Tools - Kokkos







- Kokkos Kernels provide implementations of common sparse, dense linear algebra, and graph-related operations
  - BLAS, SPARSE, AXPY, graph coloring, tensor contraction
  - Common front-end implementations benefit from mapping to **Kokkos** SPGEMM Results Comparing Kokkos Kernel implementation with MKL and



From Rajamanickam, et al. KokkosKernels: Compact Layouts for Batched Blas and Sparse Matrix-Matrix Georgia | Center for Research into

multiply, Batched BLAS Workshop, 2017







## How to Work with the Rogues Gallery

Georgia Tech	Center for Research into Novel Computing Hierarchies
Home About The Cen	ser Research News Events Rogues Gallery
GT Home > Home > Rogue	s Galliery
Request	Rogues Access
	the Rogues Gallery will provide an open environment for experimentation and collaboration on unique, not a Rogues Gallery please fill out the following form.
Start	
Name *	
Email *	

Sign up for an account at crnch.gatech.edu – it's free!

Join our Slack or email lists and look out for CRNCHsponsored events like tutorials and yearly summits in Atlanta, GA









#### Acknowledgments

- Emu Janice McMahon and many others!
- Dr. Jennifer Hasler
- Srinivas Eswar (GT CSE)
- Dr. Eric Hein (GTEŒ⇒ Emu)
- Patrick Lavin (GT CSE)
- Jiajia Li (GTCSE⇒ PNNL)
- Abdurrahman Yaşar (GT CSE)

- Dr. Ümit Çatalürek (GTCSE)
- Dr. Tom Conte (GT CS/ECE)
- Dr. Vivek Sarkar (GT CS/ECE)
- Dr. Bora Uçar (ENS Lyon CNRS)
- Dr. Rich Vuduc (GT CSE)

#### Code:

- crnch-rg.gitlab.io front-end for public resources
- https://github.com/ehein6/emu-microbench
- Spatter.io Spatter benchmark
- ParTI <a href="https://github.com/hpcgarage/ParTI">https://github.com/hpcgarage/ParTI</a>









#### **Tutorial Feedback**

- Feel free to email us:
  - Jason jason.riedy@cc.gatech.edu
  - Jeff jyoung9@gatech.edu
- We also have a survey for you to fill out on the event webpage at crnch-rg.gitlab.io/pearc-2019



From the Art Institute's gardens – Check them out!